xr16c2550ip Exar Corporation, xr16c2550ip Datasheet - Page 14

no-image

xr16c2550ip

Manufacturer Part Number
xr16c2550ip
Description
Dual Uart With 16-byte Transmit And Receive Fifos
Manufacturer
Exar Corporation
Datasheet
XR16C2550
2.97V TO 5.5V DUART WITH 16-BYTE FIFO
The 2550 UART provides an internal loopback capability for system diagnostic purposes. The internal
loopback mode is enabled by setting MCR register bit-4 to logic 1. All regular UART functions operate normally.
Figure 11
output is internally routed to the receive shift register input allowing the system to receive the same data that it
was sending. The TX pin is held at logic 1 or mark condition while RTS# and DTR# are de-asserted, and
CTS#, DSR# CD# and RI# inputs are ignored. Caution: the RX input must be held to a logic 1 during loopback
test else upon exiting the loopback test the UART may detect and report a false “break” signal.
2.11
Internal Loopback
shows how the modem port signals are re-configured. Transmit data from the transmit shift register
F
IGURE
11. I
NTERNAL
Transmit Shift Register
Receive Shift Register
L
OOP
(RHR/FIFO)
(THR/FIFO)
B
ACK IN
C
RTS#
CTS#
DTR#
DSR#
OP2#
CD#
RI#
HANNEL
MCR bit-4=1
14
VCC
VCC
VCC
OP1#
A
VCC
AND
B
TXA/TXB
RXA/RXB
RTSA#/RTSB#
CTSA#/CTSB
DTRA#/DTRB#
DSRA#/DSRB#
RIA#/RIB#
OP2A#/OP2B#
CDA#/CDB#
xr
REV. 1.0.1

Related parts for xr16c2550ip