xr16l2750im Exar Corporation, xr16l2750im Datasheet - Page 34
![no-image](/images/manufacturer_photos/0/2/243/exar_corporation_sml.jpg)
xr16l2750im
Manufacturer Part Number
xr16l2750im
Description
High-performance 2.25v - 5.5v Duart
Manufacturer
Exar Corporation
Datasheet
1.XR16L2750IM.pdf
(48 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
xr16l2750im-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16l2750im-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
xr16l2750imTR-F
Manufacturer:
Exar Corporation
Quantity:
10 000
XR16L2750
2.25V TO 5.5V DUART WITH 64-BYTE FIFO
FCTR[6]: Scratchpad Swap
•
•
FCTR[7]: Programmable Trigger Register Select
•
•
Enhanced features are enabled or disabled using this register. Bit 0-3 provide single or dual consecutive
character software flow control selection (see
are selected, the double 8-bit words are concatenated into two sequential characters. Caution: note that
whenever changing the TX or RX flow control bits, always reset all bits back to logic 0 (disable) before
programming a new setting.
EFR[3:0]: Software Flow Control Select
Single character and dual sequential characters software flow control is supported. Combinations of software
flow control can be selected by programming these bits.
4.19
Logic 0 = Scratch Pad register is selected as general read and write register. ST16C550 compatible mode.
Logic 1 = FIFO Count register (Read-Only), Enhanced Mode Select Register (Write-Only). Number of
characters in transmit or receive FIFO can be read via scratch pad register when this bit is set. Enhanced
Mode Select Register is selected when it is written into.
Logic 0 = Registers TRG and FC selected for RX.
Logic 1 = Registers TRG and FC selected for TX.
EFR
C
ONT
X
X
X
0
0
1
0
1
1
0
1
0
Enhanced Feature Register (EFR)
BIT
-3
-3
EFR
C
ONT
X
X
X
0
0
0
1
1
0
1
1
0
BIT
-2
-2
T
ABLE
EFR
C
ONT
15: S
X
X
X
X
0
0
1
0
1
1
1
1
BIT
-1
-1
OFTWARE
Table
EFR
C
ONT
15). When the Xon1 and Xon2 and Xoff1 and Xoff2 modes
X
X
X
X
0
0
0
1
1
1
1
1
F
BIT
34
LOW
-0
-0
C
No TX and RX flow control (default and reset)
No transmit flow control
Transmit Xon1, Xoff1
Transmit Xon2, Xoff2
Transmit Xon1 and Xon2, Xoff1 and Xoff2
No receive flow control
Receiver compares Xon1, Xoff1
Receiver compares Xon2, Xoff2
Transmit Xon1, Xoff1
Receiver compares Xon1 or Xon2, Xoff1 or Xoff2
Transmit Xon2, Xoff2
Receiver compares Xon1 or Xon2, Xoff1 or Xoff2
Transmit Xon1 and Xon2, Xoff1 and Xoff2,
Receiver compares Xon1 and Xon2, Xoff1 and Xoff2
No transmit flow control,
Receiver compares Xon1 and Xon2, Xoff1 and Xoff2
ONTROL
T
RANSMIT AND
F
UNCTIONS
R
ECEIVE
S
OFTWARE
xr
F
LOW
C
REV. 1.2.1
ONTROL