xr16l2552im Exar Corporation, xr16l2552im Datasheet - Page 31
xr16l2552im
Manufacturer Part Number
xr16l2552im
Description
Industry Smallest Package Uart With 2.25v To 5.5v Operation
Manufacturer
Exar Corporation
Datasheet
1.XR16L2552IM.pdf
(47 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
xr16l2552im-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16l2552im-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
xr
REV. 1.1.1
MSR[1]: Delta DSR# Input Flag
•
•
MSR[2]: Delta RI# Input Flag
•
•
MSR[3]: Delta CD# Input Flag
•
•
MSR[4]: CTS Input Status
Normally this bit is the compliment of the CTS# input. However in the loopback mode, this bit is equivalent to
the RTS# bit in the MCR register. The CTS# input may be used as a general purpose input when the modem
interface is not used.
MSR[5]: DSR Input Status
Normally this bit is the compliment of the DSR# input. In the loopback mode, this bit is equivalent to the DTR#
bit in the MCR register. The DSR# input may be used as a general purpose input when the modem interface is
not used.
MSR[6]: RI Input Status
Normally this bit is the compliment of the RI# input. In the loopback mode this bit is equivalent to bit-2 in the
MCR register. The RI# input may be used as a general purpose input when the modem interface is not used.
MSR[7]: CD Input Status
Normally this bit is the compliment of the CD# input. In the loopback mode this bit is equivalent to bit-3 in the
MCR register. The CD# input may be used as a general purpose input when the modem interface is not used.
This is a 8-bit general purpose register for the user to store temporary data. The content of this register is
preserved during sleep mode but becomes 0xFF (default) after a reset or a power off-on cycle.
The concatenation of the contents of DLM and DLL gives the 16-bit divisor value which is used to calculate the
baud rate:
•
See MCR bit-7 and the baud rate table also.
This register is used to select specific modes of MF# operation and to allow both UART register sets to be
written concurrently.
4.11
4.12
4.13
Logic 0 = No change on DSR# input (default).
Logic 1 = The DSR# input has changed state since the last time it was monitored. A modem status interrupt
will be generated if MSR interrupt is enabled (IER bit-3).
Logic 0 = No change on RI# input (default).
Logic 1 = The RI# input has changed from a logic 0 to a logic 1, ending of the ringing signal. A modem status
interrupt will be generated if MSR interrupt is enabled (IER bit-3).
Logic 0 = No change on CD# input (default).
Logic 1 = Indicates that the CD# input has changed state since the last time it was monitored. A modem
status interrupt will be generated if MSR interrupt is enabled (IER bit-3).
Baud Rate = (Clock Frequency / 16) / Divisor
Scratch Pad Register (SPR) - Read/Write
Baud Rate Generator Registers (DLL and DLM) - Read/Write
Alternate Function Register (AFR) - Read/Write
31
2.25V TO 5.5V DUART WITH 16-BYTE FIFO
XR16L2552