sp5055 Mitel, sp5055 Datasheet - Page 4
![no-image](/images/manufacturer_photos/0/4/450/mitel_sml.jpg)
sp5055
Manufacturer Part Number
sp5055
Description
2.6ghz Bidirectional I2c Bus Controlled Synthesiser
Manufacturer
Mitel
Datasheet
1.SP5055.pdf
(9 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
sp5055GS/KG/MPAD
Manufacturer:
ZARLINK
Quantity:
20 000
Part Number:
sp5055GS/KG/MPCD
Manufacturer:
ZARLINK
Quantity:
20 000
Part Number:
sp5055S
Manufacturer:
MITEL
Quantity:
20 000
Part Number:
sp5055SC
Manufacturer:
ZARLINK
Quantity:
20 000
P5 and P4 respectively. A logic 0 indicates a low level and a logic
1 a high level. If the ports are to be used as inputs they should
be programmed to a high impedance state (logic 1). These
inputs will then respond to data complying with TTL type voltage
levels. Bits 6, 7 and 8 (A2,A1,A0) combine to give the output of
the 5 level ADC.
4
Bits 3, 4 and 5 (I2,I1,I0) show the status of the I/O Ports P7,
Address
Programmable divider
Programmable divider
Charge pump and test bits
I/O port control bits
Address
Status byte
A2
A
MA1, MA0
CP
T1
T0
OS
P7, P6, P5, P4,
P3, P0
POR
FL
I2, I1, I0
A2, A1, A0
X
1
0
0
0
0
A1
0
1
1
0
0
Table 3 ADC levels
A0
0
1
0
1
0
Table 2 Read data format (MSB is transmitted first)
Table 1 Write data format (MSB transmitted first)
Voltage input to P6
0.6V
0·45V
0·3V
0·15V
0 to 0.15V
CC
CC
: Acknowledge bit
: Variable address bits (see Table 4)
: Charge Pump current select
: Test mode selection
: Charge pump disable
: Varactor drive Output disable Switch
: Control output states
: Power On Reset indicator
: Phase lock detect flag
: Digital information from Ports P7, P5 and P4, respectively
: 5 Level ADC data from P6 (see Table 3)
: Don't care
CC
CC
to 13.2V
to 0·45V
MSB
POR
to 0·6V
to 0·3V
P7
2
1
1
0
1
CC
7
Fig. 3 Data formats
CP
2
P6
FL
2
1
1
CC
CC
CC
14
6
2
T1
P5
2
I2
0
0
13
5
the microprocessor from the IF section of the receiver, as
illustrated in the typical application circuit.
APPLICATION
interface circuits are shown in Fig. 6.
2
T0
P4
2
I1
0
0
12
4
The 5 level ADC can be used to feed AFC information to
A typical Application is shown in Fig. 4. All input/output
2
P3
2
I0
0
1
0
11
3
MA1
MA1
MA1
2
A2
0
0
1
1
2
X
1
10
Table 4 Address selection
2
MA0
MA0
MA0
A1
0
1
0
1
2
2
X
1
9
1
Voltage input to P3
LSB
OS
P0
A0
0·3V
2
2
0
1
0·8V
8
0
0V to 0·2V
Always valid
CC
CC
A
A
A
A
A
A
A
to 0·7V
-13.2V
Byte 1
Byte 2
Byte 3
Byte 4
Byte 5
Byte 1
Byte 2
CC
CC