ak4395 AKM Semiconductor, Inc., ak4395 Datasheet - Page 19

• Manufacturer Part Number: ak4395
• Description: Advanced Multi-bit 192khz 24-bit ?? Dac
• Manufacturer: AKM Semiconductor, Inc.

ASAHI KASEI
Notes:
MS0040-E-01
Addr
Addr
Addr
00H
01H
02H
03H
04H
00H
01H
Register Map
Register Definitions
For address from 05H to 1FH, data must not be written.
When PDN pin goes “L”, the registers are initialized to their default values.
When RSTN bit goes “0”, the only internal timing is reset and the registers are not initialized to their default values.
DIF0-2 bits are ORed with pins respectively.
RSTN: Internal timing reset
DIF2-0: Audio data interface modes (see Table 8)
CKS2-0: Master Clock Frequency Select (see Table 2)
ACKS: Master Clock Frequency Auto Setting Mode Enable
SMUTE: Soft Mute Enable
DEM1-0: De-emphasis response (see Table 9)
DFS1-0: Sampling Speed Control
Control 1
Control 2
Output Gain
AOUTL ATT Control
AOUTR ATT Control
Control 1
Control 2
default
default
Register Name
Register Name
Register Name
0: Reset. All registers are not initialized.
1: Normal Operation
When the states of CKS2-0 or DFS1-0 change, the AK4395 should be reset by PDN pin or RSTN bit.
Initial: “000”, Mode 0
Register bits are ORed with DIF2-0 pins if P/S = “L”.
Initial: “000”, Mode 0
0: Disable, Manual Setting Mode
1: Enable, Auto Setting Mode
Master clock frequency is detected automatically at ACKS bit “1”. In this case, the setting of CKS2-0
and DFS1-0 are ignored. When this bit is “0”, CKS2-0 and DFS1-0 set the master clock frequency.
0: Normal operation
1: DAC outputs soft-muted
Initial: “01”, OFF
00: Normal Speed Mode
01: Double Speed Mode
10: Quad Speed Mode
ACKS
ACKS
DZFE
DZFE
ATT7
ATT7
GA1
D7
D7
D7
1
0
DZFM
DZFM
CKS2
CKS2
ATT6
ATT6
GA0
D6
D6
D6
0
0
- 19 -
SLOW
SLOW
CKS1
CKS1
ATT5
ATT5
D5
D5
D5
0
0
0
CKS0
ATT4
ATT4
CKS0
DFS1
DFS1
D4
D4
D4
0
0
0
ATT3
ATT3
DFS0
DFS0
DIF2
DIF2
D3
D3
D3
0
0
0
DEM1
DEM1
DZFB
ATT2
ATT2
DIF1
DIF1
D2
D2
D2
0
0
DEM0
DEM0
ATT1
ATT1
DIF0
DIF0
D1
D1
D1
0
0
1
[AK4395]
2001/4
SMUTE
SMUTE
RSTN
ATT0
ATT0
RSTN
D0
D0
D0
0
0
1