pa7540 ETC-unknow, pa7540 Datasheet - Page 4

• Manufacturer Part Number: pa7540
• Description: Pa7540 Peel Array Programmable Electrically Erasable Logic Array
• Manufacturer: ETC-unknow

Figure 8. LCC & IOC With Two Outputs
Global Cells
The global cells, shown in Figure 9, are used to direct
global clock signals and/or control terms to the LCCs and
IOCs. The global cells allow a clock to be selected from the
CLK1 pin, CLK2 pin, or a product term from the logic array
(PCLK). They also provide polarity control for IOC clocks
enabling
registers/latches. Note that each individual LCC clock has
its own polarity control. The global cell includes sum-of-
products control terms for global reset and preset, and a
fast product term control for LCC register-type, used to
save product terms for loadable counters and state
machines (see Figure 10). The PA7540 provides two
global cells that divides the LCC and IOCs into two groups,
A and B. Half of the LCCs and IOCs use global cell A, half
use global cell B. This means, for instance, two high-speed
global clocks can be used among the LCCs.
PEEL™ Array Development Support
Development support for PEEL™ Arrays is provided by
Anachip and manufacturers of popular development tools.
Anachip offers the powerful WinPLACE Development
Software (free to qualified PLD designers).
The PLACE software includes an architectural editor, logic
compiler, waveform simulator, documentation utility and a
programmer interface. The PLACE editor graphically
illustrates and controls the PEEL™ Array’s architecture,
making the overall design easy to understand, while
allowing the effectiveness of boolean logic equations, state
machine design and truth table entry. The PLACE compiler
performs logic transformation and reduction, making it
possible to specify equations in almost any fashion and fit
the most logic possible in every design. PLACE also
provides a multi-level logic simulator allowing external and
rising
A
B
C
D
Input with optional
register/latch
or
D Q
falling
O E
1
2
clock
Q D
I/O with
independent
output enable
edges
08-14 -008A
I/O
for
input
4
Figure 9. Global Cells
Figure 10. Register Type Change Feature
internal signals to be simulated and analyzed via a
waveform display.(See Figures 10a-c)
PEEL™ Array development is also supported by popular
development tools, such as ABEL via Anachip’s PEEL™
Array fitters. A special smart translator utility adds the
capability to directly convert JEDEC files for other devices
into equivalent JEDEC files for pin-compatible PEEL™
Arrays.
Programming
PEEL™ Arrays are EE-reprogrammable in all package
types, plastic-DIP, PLCC and SOIC. This makes them an
ideal development vehicle for the lab. EE -
reprogrammability is also useful for production, allowing
unexpected changes to be made quickly and without
Reg-T ype from G lobal Cell
Reg-Type
Preset
PCL K
Reset
CLK 2
CL K1
D
T
P
R
P
R
G lobal C ell: LC C & IO C
Q
Q
R e g is te r T yp e C h a ng e F e a tu re
G lobal Cell can dynamica lly change user-
se lected LCC registers fro m D to T or from D
to JK. This saves product terms for loadable
co unters or state machine s. Use as D register
to load, use as T or JK to count. Timing allows
dynamic operation.
E x a m p le :
Product terms for 10 bit lo adable binary counter
D uses 57 product terms (47 count, 10 load)
T uses 30 product terms (10 count, 20 load)
D/T uses 20 product terms (10 count, 10 load)
MUX
MUX
LCC Resets
LCC Clocks
IO C Clocks
LCC Reg-Type
G roup A & B
LCC Presets
08-14-009A
08-14-010A
04-02-051B