pa7540 ETC-unknow, pa7540 Datasheet - Page 3

• Manufacturer Part Number: pa7540
• Description: Pa7540 Peel Array Programmable Electrically Erasable Logic Array
• Manufacturer: ETC-unknow

Sum-A = D, T, J or Sum-A
Sum-B = Preset, K or Sum-B
Sum-C = Reset, Clock, Sum-C
Sum-D = Clock, Output Enable
Figure 5. LCC Register Types
SUM-A can serve as the D, T, or J input of the register or a
combinatorial path. SUM-B can serve as the K input, or the
preset to the register, or a combinatorial path. SUM-C can
be the clock, the reset to the register, or a combinatorial
path. SUM-D can be the clock to the register or the output
enable for the connected I/O cell. Note that the sums
controlling clocks, resets, presets and output enables are
complete sum-of-product functions, not just product terms
as with most other PLDs. This also means that any input or
I/O pin can be used as a clock or other control function.
Several signals from the global cell are provided primarily
for synchronous (global) register control. The global cell
signals are routed to all LCCs. These signals include a
high-speed clock of positive or negative polarity, global
preset and reset, and a special register-type control that
selectively allows dynamic switching of register type. This
last feature is especially useful for saving product terms
when implementing loadable counters and state machines
by dynamically switching from D-type registers to load and
T-type registers to count (see Figure 10).
Multiple Outputs Per Logic Cell
An important feature of the logic control cell is its capability
to have multiple output functions per cell, each operating
independently. As shown in Figure 4, two of the three
outputs can select the Q output from the register or the
Sum A, B or C combinatorial paths. Thus, one LCC output
D
T
J
K
P
R
P
R
P
R
Q
Q
Q
D R e g is te r
Q = D after clocked
Best for storage, simple coun ters,
shifters and state machines with
few hold (loop) conditions.
T R e g is te r
Q toggles when T = 1
Q holds
Best for wide binary counters (saves
product terms) and state machines
with many hold (loop) conditio ns.
J K R e g is te r
Q toggles when J/K = 1/1
Q holds
Q = 1
Q = 0
Combines features of both D and T
registers.
when J/K = 1/0
when J/K = 0/1
when T = 0
when J/K = 0/0
08-14-005A
3
can be registered, one output can be combinatorial and the
third, an output enable. The multi-function PEEL™ Array logic
cells are equivalent to two or three macrocells of other PLDs,
which have only one output per cell. They also allow registers
to be truly buried from I/O pins without limiting them to input-
only (see Figure 8 ).
Figure 6. I/O Cell Block Diagram
Figure 7. IOC Register Configurations
I/O Cell (IOC)
All PEEL™ Arrays have I/O cells (IOC) as shown above in
Figure 6. Inputs to the IOCs can be fed from any of the LCCs
in the array. Each IOC consists of routing and control
multiplexers, an input register/transparent latch, a three-state
buffer and an output polarity control. The register/ latch can
be clocked from a variety of sources determined by the global
cell. It can also be bypassed for a non-registered input. The
combination of LCC and IOC allows for multiple buried
registers and logic paths. (See Figure 8).
From
Logic
Control
Cell
Array
To
Input
A,B,C
or
Q
D
D
L
Q
Q
MUX
7540 /O Cell (IOC)
MUX
IO C R e g is te r
Q = D after rising edge of clo ck
IO C L a tc h
Q = L when clock is high
holds until next rising ed ge
holds value when clock is low
Q
From Global Cell
REG /
Latch
MUX
1 0
I/O Cell Clock
08-14-007A
08-14-006A
04-02-051B
I/O Pin