cop8ccr9 National Semiconductor Corporation, cop8ccr9 Datasheet - Page 49
![no-image](/images/no-image-200.jpg)
cop8ccr9
Manufacturer Part Number
cop8ccr9
Description
8-bit Cmos Flash Microcontroller With 32k Memory, Virtual Eeprom, 10-bit A/d And Brownout
Manufacturer
National Semiconductor Corporation
Datasheet
1.COP8CCR9.pdf
(84 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
cop8ccr9HLQ8
Manufacturer:
ST
Quantity:
12 000
Company:
Part Number:
cop8ccr9HVA8
Manufacturer:
Texas Instruments
Quantity:
10 000
Company:
Part Number:
cop8ccr9HVA8/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
Company:
Part Number:
cop8ccr9IMT7/NOPB
Manufacturer:
NS/TI
Quantity:
8
Company:
Part Number:
cop8ccr9LVA7
Manufacturer:
Texas Instruments
Quantity:
10 000
Company:
Part Number:
cop8ccr9LVA7/63SN
Manufacturer:
Texas Instruments
Quantity:
10 000
Company:
Part Number:
cop8ccr9LVA7/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
14.0 USART
14.6 USART INTERRUPTS
The USART is capable of generating interrupts. Interrupts
are generated on Receive Buffer Full and Transmit Buffer
Empty. Both interrupts have individual interrupt vectors. Two
bytes of program memory space are reserved for each in-
terrupt vector. The two vectors are located at addresses
0xEC to 0xEF Hex in the program memory space. The
interrupts can be individually enabled or disabled using En-
able Transmit Interrupt (ETI) and Enable Receive Interrupt
(ERI) bits in the ENUI register.
The interrupt from the Transmitter is set pending, and re-
mains pending, as long as both the TBMT and ETI bits are
set. To remove this interrupt, software must either clear the
ETI bit or write to the TBUF register (thus clearing the TBMT
bit).
The interrupt from the receiver is set pending, and remains
pending, as long as both the RBFL and ERI bits are set. To
remove this interrupt, software must either clear the ERI bit
or read from the RBUF register (thus clearing the RBFL bit).
(Continued)
FIGURE 23. Framing Formats
49
14.7 BAUD CLOCK GENERATION
The clock inputs to the transmitter and receiver sections of
the USART can be individually selected to come either from
an external source at the CKX pin (port L, pin L1) or from a
source selected in the PSR and BAUD registers. Internally,
the basic baud clock is created from the MCLK through a
two-stage divider chain consisting of a 1-16 (increments of
0.5) prescaler and an 11-bit binary counter (Figure 24). The
divide factors are specified through two read/write registers
shown in Figure 25. Note that the 11-bit Baud Rate Divisor
spills over into the Prescaler Select Register (PSR). PSR is
cleared upon reset.
As shown in Table 18, a Prescaler Factor of 0 corresponds to
NO CLOCK. This condition is the USART power down mode
where the USART clock is turned off for power saving pur-
pose. The user must also turn the USART clock off when a
different baud rate is chosen.
The correspondences between the 5-bit Prescaler Select
and Prescaler factors are shown in Table 18. There are
10137426
www.national.com