cop8ccr9 National Semiconductor Corporation, cop8ccr9 Datasheet - Page 19
![no-image](/images/no-image-200.jpg)
cop8ccr9
Manufacturer Part Number
cop8ccr9
Description
8-bit Cmos Flash Microcontroller With 32k Memory, Virtual Eeprom, 10-bit A/d And Brownout
Manufacturer
National Semiconductor Corporation
Datasheet
1.COP8CCR9.pdf
(84 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
cop8ccr9HLQ8
Manufacturer:
ST
Quantity:
12 000
Company:
Part Number:
cop8ccr9HVA8
Manufacturer:
Texas Instruments
Quantity:
10 000
Company:
Part Number:
cop8ccr9HVA8/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
Company:
Part Number:
cop8ccr9IMT7/NOPB
Manufacturer:
NS/TI
Quantity:
8
Company:
Part Number:
cop8ccr9LVA7
Manufacturer:
Texas Instruments
Quantity:
10 000
Company:
Part Number:
cop8ccr9LVA7/63SN
Manufacturer:
Texas Instruments
Quantity:
10 000
Company:
Part Number:
cop8ccr9LVA7/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
9.0 Pin Descriptions
Configuration registers should not be used. All E pins have
Schmitt triggers on the inputs. Port E draws no power when
unbonded.
Port F is a 4-bit I/O Port. All F pins have Schmitt triggers on
the inputs.
The 68-pin package has fewer than eight Port F pins, and
contains unbonded, floating pads internally on the chip. The
binary values read from these bits are undetermined. The
application software should mask out these unknown bits
when reading the Port F register, or use only bit-access
program instructions when accessing Port F. The uncon-
nected bits draw power only when they are addressed (i.e.,
in brief spikes).
Port G is an 8-bit port. Pin G0, G2–G5 are bi-directional I/O
ports. Pin G6 is always a general purpose Hi-Z input. All pins
have Schmitt Triggers on their inputs. Pin G1 serves as the
dedicated WATCHDOG output with weak pull-up if the
WATCHDOG feature is selected by the Option register.
The pin is a general purpose I/O if WATCHDOG feature is
not selected. If WATCHDOG feature is selected, bit 1 of the
Port G configuration and data register does not have any
effect on Pin G1 setup. G7 serves as the dedicated output
pin for the CKO clock output.
Since G6 is an input only pin and G7 is the dedicated CKO
clock output pin, the associated bits in the data and configu-
ration registers for G6 and G7 are used for special purpose
functions as outlined below. Reading the G6 and G7 data
bits will return zeros.
The device will be placed in the HALT mode by writing a “1”
to bit 7 of the Port G Data Register. Similarly the device will
be placed in the IDLE mode by writing a “1” to bit 6 of the
Port G Data Register.
Writing a “1” to bit 6 of the Port G Configuration Register
enables the MICROWIRE/PLUS to operate with the alter-
nate phase of the SK clock. The G7 configuration bit, if set
high, enables the clock start up delay after HALT when the
R/C clock configuration is used.
Port G has the following alternate features:
G7 CKO Oscillator dedicated output
G6 SI (MICROWIRE/PLUS Serial Data Input)
G5 SK (MICROWIRE/PLUS Serial Clock)
G4 SO (MICROWIRE/PLUS Serial Data Output)
G3 T1A (Timer T1 I/O)
G2 T1B (Timer T1 Capture Input)
G1 WDOUT WATCHDOG and/or Clock Monitor if WATCH-
G0 INTR (External Interrupt Input)
G0 through G3 are also used for In-System Emulation.
Port L is an 8-bit I/O port. All L-pins have Schmitt triggers on
the inputs.
Port L supports the Multi-Input Wake-up feature on all eight
pins. Port L has the following alternate pin functions:
L7 Multi-Input Wake-up or T3B (Timer T3B Input)
L6 Multi-Input Wake-up or T3A (Timer T3A Input/Output)
L5 Multi-Input Wake-up or T2B (Timer T2B Input)
DOG enabled, otherwise it is a general purpose I/O
G7
G6
CLKDLY
Alternate SK
Config. Reg.
(Continued)
HALT
IDLE
Data Reg.
19
L4 Multi-input Wake-up or T2A (Timer T2A Input/Output)
L3 Multi-Input Wake-up and/or RDX (USART Receive)
L2 Multi-Input Wake-up or TDX (USART Transmit)
L1 Multi-Input Wake-up and/or CKX (USART Clock) (Low
L0 Multi-Input Wake-up (Low Speed Oscillator Input)
Port D is an 8-bit output port that is preset high when RESET
goes low. The user can tie two or more D port outputs
(except D2) together in order to get a higher drive.
Note: Care must be exercised with the D2 pin operation. At
RESET, the external loads on this pin must ensure that the
output voltages stay above 0.7 V
entering special modes. Also keep the external loading on
D2 to less than 1000 pF.
FIGURE 4. I/O Port Configurations — Output Mode
Speed Oscillator Output)
FIGURE 3. I/O Port Configurations
CC
to prevent the chip from
www.national.com
10137407
10137406