mc9s08ll64 Freescale Semiconductor, Inc, mc9s08ll64 Datasheet - Page 28
![no-image](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_sml.jpg)
mc9s08ll64
Manufacturer Part Number
mc9s08ll64
Description
8-bit Hcs08 Central Processor Unit
Manufacturer
Freescale Semiconductor, Inc
Datasheet
1.MC9S08LL64.pdf
(44 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
mc9s08ll64CLH
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mc9s08ll64CLK
Manufacturer:
KOA
Quantity:
400 000
Company:
Part Number:
mc9s08ll64CLK
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s08ll64CLK
Manufacturer:
FREESCALE
Quantity:
20 000
AC Characteristics
3.10.1
28
1
2
3
4
5
6
Num
Typical values are based on characterization data at V
This is the shortest pulse that is guaranteed to be recognized as a reset pin request.
To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t
rises above V
This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or
may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.
Timing is shown with respect to 20% V
Except for LCD pins in open drain mode.
1
2
3
4
5
6
7
8
9
C
D
D
D
D
D
D
D
D
C
Control Timing
Bus frequency (t
Internal low power oscillator period
External reset pulse width
Reset low drive
BKGD/MS setup time after issuing background debug
force reset to enter user or BDM modes
BKGD/MS hold time after issuing background debug
force reset to enter user or BDM modes
IRQ pulse width
Keyboard interrupt pulse width
Port rise and fall time —
Low output drive (PTxDS = 0) (load = 50 pF)
Port rise and fall time —
High output drive (PTxDS = 1) (load = 50 pF)
LVD
Asynchronous path
Synchronous path
Asynchronous path
Synchronous path
Slew rate control disabled (PTxSE = 0)
Slew rate control enabled (PTxSE = 1)
Slew rate control enabled (PTxSE = 1)
Slew rate control disabled (PTxSE = 0)
V
V
.
DD
DD
RESET PIN
≤ 2.1V
> 2.1V
cyc
= 1/f
4
4
2
2
Rating
MC9S08LL64 Series MCU Data Sheet, Rev. 4
Bus
DD
2
)
and 80% V
Table 13. Control Timing
Figure 17. Reset Timing
DD
3
DD
levels. Temperature range –40 °C to 85 °C.
= 3.0 V, 25 °C unless otherwise stated.
5, 6
5, 6
t
extrst
t
t
t
t
Symbol
ILIH,
ILIH,
Rise
Rise
t
t
t
MSSU
t
t
rstdrv
f
extrst
MSH
LPO
Bus
, t
, t
t
t
IHIL
IHIL
Fall
Fall
1.5 × t
1.5 × t
34 × t
Min
700
100
500
100
100
100
dc
dc
—
—
—
—
cyc
cyc
cyc
Typ
16
23
—
—
—
—
—
—
—
—
—
—
—
Freescale Semiconductor
5
9
1
1300
Max
10
20
—
—
—
—
—
—
—
—
—
—
—
—
MSH
after V
MHz
Unit
μs
ns
ns
ns
μs
ns
ns
ns
ns
DD