mc9s08ac32 Freescale Semiconductor, Inc, mc9s08ac32 Datasheet - Page 58

no-image

mc9s08ac32

Manufacturer Part Number
mc9s08ac32
Description
Hcs08 Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc9s08ac32CFGE
Manufacturer:
FREESCALE
Quantity:
3 000
Part Number:
mc9s08ac32CFGE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s08ac32CFGE
Manufacturer:
FREESCALE
Quantity:
3 000
Part Number:
mc9s08ac32CFGE
Manufacturer:
FREESCALE/NXP
Quantity:
20 000
Part Number:
mc9s08ac32CFGER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s08ac32CFGER
Manufacturer:
FREESCALE/PBF
Quantity:
160
Part Number:
mc9s08ac32CFJE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc9s08ac32CFUE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc9s08ac32CPUE
Manufacturer:
FREESCALEQFP
Quantity:
20 000
Chapter 4 Memory
58
Reset
PRDIV8
DIV[5:0]
DIVLD
Field
7
6
5
W
R
DIVLD
Divisor Loaded Status Flag — When set, this read-only status flag indicates that the FCDIV register has been
written since reset. Reset clears this bit and the first write to this register causes this bit to become set regardless
of the data written.
0 FCDIV has not been written since reset; erase and program operations disabled for FLASH.
1 FCDIV has been written since reset; erase and program operations enabled for FLASH.
Prescale (Divide) FLASH Clock by 8
0 Clock input to the FLASH clock divider is the bus rate clock.
1 Clock input to the FLASH clock divider is the bus rate clock divided by 8.
Divisor for FLASH Clock Divider — The FLASH clock divider divides the bus rate clock (or the bus rate clock
divided by 8 if PRDIV8 = 1) by the value in the 6-bit DIV5:DIV0 field plus one. The resulting frequency of the
internal FLASH clock must fall within the range of 200 kHz to 150 kHz for proper FLASH operations.
Program/erase timing pulses are one cycle of this internal FLASH clock, which corresponds to a range of 5 µs
to 6.7 µs. The automated programming logic uses an integer number of these pulses to complete an erase or
program operation. See
DIV5:DIV0 for selected bus frequencies.
0
7
200 kHz
150 kHz
20 MHz
10 MHz
8 MHz
4 MHz
2 MHz
1 MHz
f
Bus
= Unimplemented or Reserved
PRDIV8
if PRDIV8 = 1 — f
(Binary)
PRDIV8
if PRDIV8 = 0 — f
0
6
Figure 4-4. FLASH Clock Divider Register (FCDIV)
1
0
0
0
0
0
0
0
Equation 4-1
Table 4-7. FLASH Clock Divider Settings
Table 4-6. FCDIV Field Descriptions
MC9S08AC60 Series Data Sheet, Rev. 2
DIV5
DIV5:DIV0
(Decimal)
0
5
FCLK
12
49
39
19
9
4
0
0
FCLK
and
= f
Equation
= f
Bus
DIV4
Bus
0
4
192.3 kHz
÷ (8 × ([DIV5:DIV0] + 1))
200 kHz
200 kHz
200 kHz
200 kHz
200 kHz
200 kHz
150 kHz
f
FCLK
Description
÷ ([DIV5:DIV0] + 1)
4-2.
Table 4-7
DIV3
3
0
Program/Erase Timing Pulse
shows the appropriate values for PRDIV8 and
(5 µs Min, 6.7 µs Max)
DIV2
5.2 µs
6.7 µs
0
5 µs
5 µs
5 µs
5 µs
5 µs
5 µs
2
Freescale Semiconductor
DIV1
0
1
Eqn. 4-1
Eqn. 4-2
DIV0
0
0

Related parts for mc9s08ac32