mb90f377pff-g Fujitsu Microelectronics, Inc., mb90f377pff-g Datasheet
mb90f377pff-g
Related parts for mb90f377pff-g
mb90f377pff-g Summary of contents
Page 1
FUJITSU SEMICONDUCTOR DATA SHEET 16-bit Proprietary Microcontroller CMOS F 2 MC-16LX MB90370/375 Series MB90372/F372/F377/V370 DESCRIPTION The MB90370/375 series is a line of general-purpose, 16-bit microcontrollers designed for those applications which require high-speed real-time processing. The instruction set is designed to ...
Page 2
MB90370/375 Series (Continued) While inheriting the AT architecture of the F MB90370/375 series incorporates additional instructions for high-level languages, supports extended addressing modes, and contains enhanced multiplication and division instructions as well as a substantial collection of improved bit manipulation ...
Page 3
PRODUCT LINEUP Part number MB90V370 Parameter Classification ROM size RAM size 15.7K Bytes Number of instruction : 351 Minimum execution time : 62 MHz (PLL CPU function Addressing mode : 23 Data bit length : ...
Page 4
MB90370/375 Series (Continued) Part number MB90V370 Parameter Multi-address I Support I Selectable packet error check Multi-address Timeout detection function 6 addresses support ALERT function Bridge circuit Three bus connection routes can be switched comparator ...
Page 5
PACKAGE AND CORRESPONDING PRODUCTS Package PGA256 FPT-144P-M12 : Available X : Not available Note : For more information about each package, see Section “ PACKAGE DIMENSIONS”. DIFFERENCES AMONG PRODUCTS Memory size In evaluation with an evaluation product, note the difference ...
Page 6
MB90370/375 Series PIN ASSIGNMENT • MB90372/F372 P40/PSCK0 1 P41/PSDA0 2 P42/PSCK1 3 P43/PSDA1 4 P44/PSCK2 5 P45/PSDA2 6 P46/CLKRUN 7 P47/SERIRQ 8 P50/GA20 9 P51/LFRAME 10 P52/LRESET 11 P53/LCK 12 P54/LAD0 13 P55/LAD1 14 P56/LAD2 15 P57/LAD3 16 RST 17 ...
Page 7
MB90F377 P40/PSCK0 1 P41/PSDA0 2 P42/PSCK1 3 P43/PSDA1 4 P44/PSCK2 5 P45/PSDA2 6 P46/CLKRUN 7 P47/SERIRQ 8 P50/GA20 9 P51/LFRAME 10 P52/LRESET 11 P53/LCK 12 P54/LAD0 13 P55/LAD1 14 P56/LAD2 15 P57/LAD3 16 RST 17 Vcc 18 Vss 19 ...
Page 8
MB90370/375 Series PIN DESCRIPTION Pin no. I/O Pin name circuit LQFP-144 128, 129 X0 20, 21 X0A, X1A A 17 RST B MD0 to 58, 57 MD2 P00 to P07 109 to 116 D KSI0 to ...
Page 9
Pin no. I/O Pin status Pin name circuit during reset LQFP-144 P47 8 H SERIRQ P50 9 H GA20 P51 10 H LFRAME P52 11 H LRESET P53 12 H LCK P54 to P57 LAD0 to ...
Page 10
MB90370/375 Series Pin no. I/O Pin name circuit LQFP-144 P72 103 I UO2 P73 104 I UI2 P74 105 I UCK3 P75 106 I UO3 P76 107 I UI3 P77 108 I PPG1 P80 71 T SCL1 P81 72 T ...
Page 11
Pin no. I/O Pin status Pin name circuit during reset LQFP-144 P94 69 T SCL4 P95 70 T SDA4 PA0 to PA2 ALR1 to ALR3 PA3 25 H ACO PA4 to PA6 ...
Page 12
MB90370/375 Series Pin no. I/O Pin name circuit LQFP-144 PC3 to PC7 AN3 to AN7 PD0 to PD3 53, M AN8 AN11 PD4 to PD5 DA1 to DA2 ...
Page 13
Pin no. I/O Pin name circuit LQFP-144 PE6 O1 80 SEG6* 1 (O2 for MB90F377) TIN4 PE7 O1 81 SEG7* 1 (O2 for MB90F377) TO4 PF0 P1 82 (P2 for SEG8* 1 MB90F377) PF1 to PF4 ...
Page 14
MB90370/375 Series I/O CIRCUIT TYPE Type X1/X1A N-ch P-ch X0/X0A P- P- Circuit Xout P-ch N-ch Standby mode control Pull-up control P-ch Pout Nout N-ch Hysteresis input Standby mode control ...
Page 15
Type Circuit P-ch N-ch G P-ch N-ch H P-ch I N-ch N-ch N-ch J P-ch N-ch K MB90370/375 Series • N-ch open-drain output • CMOS input • Nout CMOS input Standby mode control • CMOS output • CMOS ...
Page 16
MB90370/375 Series Type Circuit P-ch Pout Nout N-ch CMOS input Standby mode control Comparator input Analog input P-ch Pout Nout N-ch CMOS input Standby mode control Analog input P-ch Pout Nout N-ch CMOS input Standby ...
Page 17
Type Circuit P-ch O2 N-ch P-ch N-ch P1 P-ch P2 N-ch P-ch N-ch Q1 P-ch Q2 N-ch MB90370/375 Series • CMOS output • CMOS input Pout • Nout CMOS input Standby mode control • CMOS output • CMOS ...
Page 18
MB90370/375 Series (Continued) Type P-ch R N-ch P-ch S N-ch N-ch T N-ch 18 Circuit • Power supply input protection circuit IN • A/D converter reference voltage Analog input enable IN Analog input enable • N-ch open-drain output • CMOS ...
Page 19
HANDLING DEVICES • Be sure that the maximum rated voltage is not exceeded (latch-up prevention latch-up may occur on a CMOS voltage higher than V output pin other than medium-to-high voltage pins. A latch-up may ...
Page 20
MB90370/375 Series • Analog power-on sequence of A/D converter, D/A converter and comparator The power to the A/D converter, D/A converter and comparator (AV and analog inputs (AN0 to AN11, VOL1 to VOL3, VSI1 to VSI3, SW1 to SW3, DCIN ...
Page 21
BLOCK DIAGRAM • MB90372/F372/V370 X0, X0A Clock control circuit X1, X1A Reset circuit RST (Watchdog timer) Interrupt controller Timebase timer 8 P00/KSI0 to P07/KSI7 CMOS I/O port P10 to P17 8 8 P20 to P27 ...
Page 22
MB90370/375 Series • MB90F377 X0, X0A Clock control circuit X1, X1A Reset circuit RST (Watchdog timer) Interrupt controller Timebase timer 8 P00/KSI0 to P07/KSI7 CMOS I/O port P10 to P17 8 8 P20 to P27 ...
Page 23
MEMORY MAP Single-chip mode (with ROM mirroring function) FFFFFF H Address #1 FC0000 H 010000 H Address #2 004000 H 003FC0 H Address #3 000100 H 0000F8 H 000000 H Model MB90372 MB90F372/F377 MB90V370 * : The MB90V370 does not ...
Page 24
MB90370/375 Series F 2 MC-16LX CPU PROGRAMMING MODEL • Dedicated registers AH AL Accumulator (A) USP User Stack Pointer (USP) SSP System Stack Pointer (SSP) PS Processor Status (PS) PC Program Counter (PC) DPR Direct Page Register (DPR) PCB Program ...
Page 25
General-purpose registers CPU Dedicated register Accumulator User stack pointer System stack pointer Processor status Program counter Direct page register Program bank register Data bank register User stack bank register System stack bank register Additional data bank register • Processor ...
Page 26
MB90370/375 Series I/O MAP Abbrevia- Address tion 000000 PDR0 Port 0 data register H 000001 PDR1 Port 1 data register H 000002 PDR2 Port 2 data register H 000003 PDR3 Port 3 data register H 000004 PDR4 Port 4 data ...
Page 27
Abbrevia- Address tion 000020 SMR1 Serial mode register 1 H 000021 SCR1 Serial control register 1 H SIDR1/ Input data register 1 000022 H SODR1 Output data register 1 000023 SSR1 Serial status register 1 H 000024 M2CR1 Mode 2 ...
Page 28
MB90370/375 Series Abbrevia- Address tion 000038 PDCRL1 H PPG1 down counter register 000039 PDCRH1 H 00003A PCSRL1 H PPG1 period setting register 00003B PCSRH1 H 00003C PDUTL1 H PPG1 duty setting register 00003D PDUTH1 H 00003E PCNTL1 H PPG1 control ...
Page 29
Abbrevia- Address tion 00005A DAT0 D/A converter data register 0 H 00005B DAT1 D/A converter data register 1 H 00005C DACR0 D/A control register 0 H 00005D DACR1 D/A control register 1 H 00005E UPAL1 UPI1 address register (lower) H ...
Page 30
MB90370/375 Series Abbrevia- Address tion Timer control status register CH2 000074 TMCSRL2 H (lower) Timer control status register CH2 000075 TMCSRH2 H (upper) 000076 TMR2/ H 16-bit timer/reload register CH2 TMRD2 000077 H Timer control status register CH3 000078 TMCSRL3 ...
Page 31
Abbrevia- Address tion 000090 Program address detect control 00009E PACSR H status register Delayed interrupt cause clear 00009F DIRR H register Low-power consumption mode 0000A0 LPMCR H register 0000A1 CKSCR Clock selection register H 0000A2 H ...
Page 32
MB90370/375 Series Abbrevia- Address tion 0000BB ICR11 Interrupt control register 11 H 0000BC ICR12 Interrupt control register 12 H 0000BD ICR13 Interrupt control register 13 H 0000BE ICR14 Interrupt control register 14 H 0000BF ICR15 Interrupt control register 15 H ...
Page 33
Abbrevia- Address tion Comparator control register 0000D8 COCRL H (lower) Comparator control register 0000D9 COCRH H (upper) Comparator status register 1 0000DA COSRL1 H (lower) Comparator status register 1 0000DB COSRH1 H (upper) Comparator interrupt control 0000DC CICRL H register ...
Page 34
MB90370/375 Series Abbrevia- Address tion Program address detection 001FF0 H register 0 Program address detection 001FF1 PADR0 H register 1 Program address detection 001FF2 H register 2 Program address detection 001FF3 H register 3 Program address detection 001FF4 PADR1 H ...
Page 35
Abbrevia- Address tion 003FD4 UDRLA UP data register A (lower) H 003FD5 UDRHA UP data register A (upper) H 003FD6 UDRLB UP data register B (lower) H 003FD7 UDRHB UP data register B (upper) H 003FD8 UDRLC UP data ...
Page 36
MB90370/375 Series • Meaning of abbreviations used for reading and writing R/W : Read and write enabled R : Read-only W : Write-only • Explanation of initial values 0 : The bit is initialized The bit ...
Page 37
INTERRUPT FACTORS, INTERRUPT VECTORS, INTERRUPT CONTROL REGISTER Interrupt cause Reset INT9 instruction Exception processing A/D converter conversion termination Timebase timer UPI0 IBF LPC reset UPI1 IBF UPI2 IBF UPI3 IBF DTP/ext. interrupt channels 0/1 detection DTP/ext. interrupt channels 2/3 detection ...
Page 38
MB90370/375 Series : Can be used and interrupt request flag is cleared Cannot be used. : Can be used and support the EI : Can be used For peripheral functions that share the ICR register, ...
Page 39
PERIPHERAL RESOURCES 1. Low-power Consumption Control Circuit The MB90370/375 series has the following CPU operating mode selected by the configuration of an operating clock and clock operation control. • Clock Mode • PLL clock mode In this mode, a PLL ...
Page 40
MB90370/375 Series (1) Register configuration Clock Selection Register 15 Address : 0000A1 H SCM Read/write R Initial value 1 Lower Power Consumption Mode Control Register 7 Address : 0000A0 H STP Read/write W 0 Initial value (2) Block diagram Low ...
Page 41
I/O Ports (1) Outline of I/O ports Each I/O port outputs data from the CPU to the I/O pins or inputs signals from the I/O pins to the CPU as directed by the port data register (PDR) . Each ...
Page 42
MB90370/375 Series (Continued) Register Port F data register (PDRF) Port 0 data direction register (DDR0) Port 1 data direction register (DDR1) Port 2 data direction register (DDR2) Port 3 data direction register (DDR3) Port 4 data direction register (DDR4) Port ...
Page 43
Block diagram of I/O ports • Block diagram of port 0 pins RDR Port data register (PDR) PDR read Output latch PDR write Port data direction register (DDR) Direction latch DDR write DDR read • Block diagram of port ...
Page 44
MB90370/375 Series • Block diagram of port 2 pins RDR Port data register (PDR) PDR read Output latch PDR write Port data direction register (DDR) Direction latch DDR write DDR read • Block diagram of port 3 pins RDR Port ...
Page 45
Block diagram of port 47 pin Port data register (PDR) PDR read Output latch PDR write Port data direction register (DDR) Direction latch DDR write DDR read • Block diagram of port 46 pin Port data register (PDR) PDR ...
Page 46
MB90370/375 Series • Block diagram of port pins Port data register (PDR) PDR read Output latch PDR write Read-Modify-Write instruction • Block diagram of port 5 pins Port data register (PDR) PDR read Output latch PDR write ...
Page 47
Block diagram of port 6 pins Port data register (PDR) PDR read Output latch PDR write Port data direction register (DDR) Direction latch DDR write DDR read • Block diagram of port 7 pins Port data register (PDR) PDR ...
Page 48
MB90370/375 Series • Block diagram of port 8 pins Port data register (PDR) PDR read Output latch PDR write Read-Modify-Write instruction • Block diagram of port 9 pins Port data register (PDR) PDR read Output latch PDR write Read-Modify-Write instruction ...
Page 49
Block diagram of port A pins Port data register (PDR) PDR read Output latch PDR write Port data direction register (DDR) Direction latch DDR write DDR read • Block diagram of port B pins CIER Port data register (PDR) ...
Page 50
MB90370/375 Series • Block diagram of port pins ADER Port data register (PDR) PDR read Output latch PDR write Port data direction register (DDR) Direction latch DDR write DDR read • Block diagram of port C2 to ...
Page 51
Block diagram of port D7 and D6 pins Port data register (PDR) PDR read Output latch PDR write Port data direction register (DDR) Direction latch DDR write DDR read • Block diagram of port D5 and D4 pins Port ...
Page 52
MB90370/375 Series • Block diagram of port pins ADER Port data register (PDR) PDR read Output latch PDR write Port data direction register (DDR) Direction latch DDR write DDR read • Block diagram of port E pins ...
Page 53
Block diagram of port pins (not for MB90F377) LCRH VS Port data register (PDR) PDR read Output latch PDR write Port data direction register (DDR) Direction latch DDR write DDR read • Block diagram of port ...
Page 54
MB90370/375 Series 3. Timebase timer The timebase timer is an 18-bit free-running counter (timebase counter) that counts up in synchronization with the internal count clock (one-half of the source oscillation) . Features of timebase timer : • Interrupt generated when ...
Page 55
Watchdog timer The watchdog timer is a 2-bit counter that uses the timebase timer’s supply clock as the count clock. After activation, if the watchdog timer is not cleared within a given period, the CPU will be reset. • ...
Page 56
MB90370/375 Series 5. Watch timer The watch timer is a 15-bit timer that uses sub-clocks and can generate an interval interrupt. It can also be used as the watchdog timer clock source and sub-clock oscillation wait time. Features of the ...
Page 57
PPG timer ( 3) The 16-bit PPG (Programmable Pulse Generator) timer consists of a 16-bit down counter, prescaler, 16-bit period setting register, 16-bit duty setting register, 16-bit control register and a PPG output pin. Features of 16-bit PPG ...
Page 58
MB90370/375 Series (Continued) PPG Duty Setting Buffer Register (Upper) Address : ch1 00003D H ch2 000045 H ch3 00004D DU15 H Read/write Initial value PPG Duty Setting Buffer Register (Lower) Address : ch1 00003C H ch2 000044 H ch3 00004C ...
Page 59
Block diagram of PPG timer Period setting buffer register 1/2/3 Prescaler Period setting CKS2 CKS1 CKS0 register 1/2/3 1/1 1/2 1/4 CLK 1/8 1/16 16-bit down counter 1/32 STOP 1/64 1/128 START BORROW Machine clock STGR CNTE RTRG MB90370/375 ...
Page 60
MB90370/375 Series 7. 16-bit reload timer ( 4) The 16-bit reload timer provides two operating modes, internal clock mode and event count mode. In each operating mode, the 16-bit down counter can be reloaded (reload mode) or stopped when underflow ...
Page 61
Block diagram of reload timer 1 TMRD1* <TMRD2, 3, 4> 16-bit reload register 1 TMR1* <TMR2, 3, 4> 16-bit timer register Count clock generation circuit 3 Machine Prescaler clock Clear PE0/TIN1/SEG0 PE2/TIN2/SEG2 PE4/TIN3/SEG4 Internal PE6/TIN4/SEG6 clock Input Pin control ...
Page 62
MB90370/375 Series The (Inter IC Bus) interface is a simple structure bidirectional bus consisting of two wires : a serial data line (SDA) and a serial clock line (SCL) . Among the devices ...
Page 63
Address Register 15 Address : 000085 H Read/write Initial value Clock Control Register 7 Address : 000086 H DMBP Read/write R/W 0 Initial value Timeout Control Register 15 Address : ...
Page 64
MB90370/375 Series (2) Block diagram ICCR DMBP EN CS4 CS3 CS2 CS1 CS0 IBSRL BB RSC LRB TRX FBT AL IBCRH BER BEIE INTE INT SCC MSS ACK GCAA IBCRL LBT IBSRL AAS GCA ITCR IBSRH ...
Page 65
The Multi-address (Inter IC Bus) interface is a simple structure bidirectional bus consisting of two wires : a serial data line (SDA) and a serial clock line (SCL) . Among the devices connected ...
Page 66
MB90370/375 Series Multi-address Alert Register Address : 0000C5 H Read/write Initial value Multi-address Address Register 1/3/5 Address ch1 : 0000C6 H Address ch3 : 0000C8 H Address ch5 : 0000CA H Read/write Initial value ...
Page 67
Multi-address Slave Timeout Register 7 Address : 0000D0 H S6 Read/write R/W Initial value 0 Multi-address Master Timeout Register 15 Address : 0000D1 H M7 Read/write R/W Initial value 0 MB90370/375 Series 6 ...
Page 68
MB90370/375 Series (2) Block diagram MCCR DMBP EN CS4 CS3 CS2 CS1 CS0 MBSRL BB RSC LRB TRX FBT AL MBCRH BER BEIE INTE INT SCC MSS ACK GCAA MBCRL LBT MBSRL AAS GCA MTCR MBSRH ...
Page 69
Bridge circuit The bridge circuit can switch the I/O path of each port to I (1) Register configuration of bridge circuit Bridge Circuit Selection Register 7 Address : 00002C H Read/write Initial value (2) Block diagram of bridge circuit ...
Page 70
MB90370/375 Series 11. Comparator This comparator circuit monitors voltage three batteries and automatically controls electric discharge. Either parallel discharge or sequential discharge can be selected. • Parallel discharge control In parallel discharge control, all batteries are allowed ...
Page 71
Register configuration of comparator Comparator Control Register (Lower) 7 Address : 0000D8 H Read/write Initial value Comparator Control Register (Upper) 15 Address : 0000D9 H SPL3 Read/write R/W Initial value 0 Comparator Status Register 1 (Lower) 7 Address : ...
Page 72
MB90370/375 Series (Continued) Comparator Interrupt Control Register (Upper) Address :0000DD H Read/write Initial value Comparator Status Register 2 (Lower) Address : 0000DE H Read/write Initial value Comparator Status Register 2 (Upper) Address : 0000DF H Read/write Initial value Comparator Input ...
Page 73
Block diagram of comparator Pin PB0/DCIN Pin CVRH2 Pin CVRL Comparator 1 IN OUT Pin RH PB1/DCIN2 RL (Voltage comparator 2) Pin CVRH1 VOL IN OUT Pin RH (Voltage PB4/VOL2 RL comparator 5) Battery IN OUT VSI Pin supervisory ...
Page 74
MB90370/375 Series 12. UART ( 3) The UART (Universal Asychronous Receiver Transmitter serial I/O port for asynchronous (start-stop) com- munication or clock-synchronous communication. The UART has the following features : • Full-duplex double buffering • Capable of asynchronous ...
Page 75
Register configuration of UART Serial Mode Register Address : ch1 000020 H ch2 0000D2 H ch3 0000E4 MD1 H Read/write R/W Initial value 0 Serial Control Register Address : ch1 000021 H ch2 0000D3 H ch3 0000E5 PEN H ...
Page 76
MB90370/375 Series (2) Block diagram of UART From communication prescaler Baud rate generator 16-bit reload timer 1/2/3 P66/UCK1 External clock <P71/UCK2> <P74/UCK3> P70/UI1 <P73/UI2> <P76/UI3> Reception status judgement circuit MD1 MD0 CS2 SMR1/2/3 CS1 registers CS0 SCKE SOE * : ...
Page 77
LCD controller/driver (not for MB90F377) The LCD (Liquid Crystal Display) controller/driver function displays the contents of a display data memory directly to the LCD panel by segment and common outputs. • nine segment outputs (SEG0 to SEG8) ...
Page 78
MB90370/375 Series (2) Block diagram of LCD 8 HCLK / 2 Sub-clock (32 kHz) 78 LCDC supply voltage (V1 to V3) LCDC control register (LCR) 4 Timing Prescaler 4 controller 9 Display RAM bit Controller COM0 COM1 ...
Page 79
A/D converter The A/D (Analog to Digital) converter converts the analog voltage input to an analog input pin (input voltage digital value. The converter has the following features : • The minimum conversion time is 6.13 s ...
Page 80
MB90370/375 Series (Continued) A/D Control Register Address : 00002D H Read/write Initial value A/D Data Register (Upper) Address : 00002F H Read/write Initial value A/D Data Register (Lower) Address : 00002E H Read/write Initial value (2) Block diagram of A/D ...
Page 81
D/A converter The D/A (Digital to Analog) converter is used to generate an analog output from an 8-bit digital input. By setting the enable bit in the D/A control register (DACR will enable the corresponding D/A ...
Page 82
MB90370/375 Series (1) Register configuration of D/A converter D/A converter register 1 Address : 00005B H Read/write Initial value D/A converter register 0 Address : 00005A H Read/write Initial value D/A control register 1 Address : 00005D H Read/write Initial ...
Page 83
Block diagram of D/A converter DA17 DA16 DA15 DA11 DA10 DAE1 Standby control DA output ch.1 MB90370/375 Series F 2 MC-16LX BUS DA DA ...
Page 84
MB90370/375 Series 16. LPC interface The LPC (Low Pin Count) interface consists of an LPC bus interface, universal parallel interface (UPI 4 channels) , gate address A20 function and LPC data buffer array. By using the LPC bus interface and ...
Page 85
Register configuration of UPI registers UPI Address Register (Upper) Address : ch1 00005F H 15 ch2 000061 H ch3 000063 UPA15 H Read/write R/W Initial value X UPI Address Register (Lower) Address : ch1 00005E H 7 ch2 000060 ...
Page 86
MB90370/375 Series (3) Register configuration of LPC data buffer registers Data Buffer Array Address Register (Upper) Address : 003FF1 H Read/write Initial value Data Buffer Array Address Register (Lower) Address : 003FF0 H Read/write Initial value UP Data Register (upper) ...
Page 87
Index Register 7 Address : Read/write Initial value Data Port Register 7 Address : DP07 Read/write R/W X Initial value (4) Block diagram of LPC interface UPI address register, UPAH1 to UPAH3, UPAL1 to UPAL3 Data buffer array address ...
Page 88
MB90370/375 Series 17. Serial IRQ controller The serial IRQ controller consists of a 6-channel serial IRQ control circuit and an LPC clock monitor control circuit. By using this serial IRQ controller, host interrupt requests can be transferred serially through a ...
Page 89
Register configuration of serial IRQ controller Serial Interrupt Control Register (Lower) 7 Address : 000032 H EN0B Read/write R/W 0 Initial value Serial Interrupt Control Register (Upper) 15 Address : 000033 H IRQEN Read/write R/W Initial value 0 Serial ...
Page 90
MB90370/375 Series (2) Block diagram of the serial IRQ controller 90 Serial IRQ controller OBF0 OBF0 OBF1 OBF1 6-channel serial OBF2 OBF2 IRQ control circuit OBF3 OBF3 SIRQ LCLK LCLK stop LRESET status LCLK restart request LCLK LPC clock monitor ...
Page 91
Block diagram of the 6-channel serial IRQ control circuit Serial interrupt control register (upper) SERIRQ busy Register write disable Serial interrupt control register (lower) Serial interrupt frame number register MB90370/375 Series IRQEN IRR0A, IRR0B, IRR1 to IRR3 Software Hardware ...
Page 92
MB90370/375 Series (4) Block diagram of the LPC clock monitor / control circuit LCK restart request 92 RSEN IRQEN LCK restart request Clock-run monitor / control CRUNO enable LCK stop status CRUNO CRUNI LCK LRESET ...
Page 93
PS/2 interface The 3-channel PS/2 interface consists of 3 individual channels of PS/2 interface that can be operated concur- rently. PS/2 interface is a two wires, bidirectional serial bus providing economical way for data exchange between host (keyboard ...
Page 94
MB90370/375 Series (2) Block diagram of 3-channel PS/2 interface NFS1 NFS0 DIV1 DIV0 PSMR 1/4 Prescaler circuit 1/8 1/16 1/ MC-16LX bus PSCKI0 Noise filter Channel 0 transmission/ PSDAI0 reception Noise filter 2 PSCKI1 Noise filter Channel ...
Page 95
Block diagram of PS/2 interface transmission/reception circuit (1 channel) Sampling clock SYNDA PSDAI Synchronous SYNCK circuit PSCKI Reception enable PE & FRE Reception Transfer break request Falling edge detection PS2E FEDE IE TE BREQ PSCR * : Interrupt number ...
Page 96
MB90370/375 Series 19. Parity generator The parity generator is a simple circuit that generates odd even parity based on the input data. It consists of a parity generator data register (PGDR odd even parity generation logic and a ...
Page 97
Block diagram of parity generator 8 2 MB90370/375 Series Parity generator data register 8 Parity generation logic odd / result even Parity generator control status register 97 ...
Page 98
MB90370/375 Series 20. Bit decoder The bit decoder is a simple one-hot decoder that can be used together with the keyscan inputs. It consists of a bit data register (BDR decoder logic and a bit result register (BRR) ...
Page 99
Block diagram of bit decoder 4 16 MB90370/375 Series Bit data register 4 Decoder logic 16 Bit result register 99 ...
Page 100
MB90370/375 Series 21. Wake-up interrupt The wake-up interrupt circuit detects the signals of the “L” levels input to the external interrupt pins and to generate interrupt request to the CPU. These interrupts can wake up the CPU from standby mode. ...
Page 101
DTP/External interrupts The DTP (Data Transfer Peripheral) /external interrupt circuit is activated by the signal supplied to a DTP/external interrupt pin. The CPU accepts the signal using the same as procedure used for normal hardware interrupts and generates external ...
Page 102
MB90370/375 Series (2) Block diagram of DTP/External interrupts Pin P65/INT5 Pin P64/INT4 102 Request level setting register (ELVR) LB5 LA5 LB4 LA4 LB3 LA3 LB2 LA2 LB1 LA1 LB0 LA0 Selector Selector Selector Selector ER5 ER4 ...
Page 103
Delayed interrupt generation module The delayed interrupt generation module is used to generate a task switching interrupt. Interrupt requests to the F 2 MC-16LX CPU can be generated and cleared by software using this module. (1) Register configuration Delayed ...
Page 104
MB90370/375 Series 24. ROM correction function When an address matches the value set in the address detection register, the instruction code to be loaded into the CPU is forced to be replaced with the INT9 instruction code (01 CPU executes ...
Page 105
Program Address Detection Register 1 (Upper Byte) 15 Address : 001FF5 H Read/write R/W Initial value X Program Address Detection Register 1 (Middle Byte) 7 Address : 001FF4 H Read/write R/W Initial value X Program Address Detection Register 1 ...
Page 106
MB90370/375 Series 25. ROM mirroring function selection module The ROM mirroring function selection module can select what the FF bank allocated the ROM sees through the 00 bank according to register settings. (1) Register configuration ROM Mirror Function Selection Register ...
Page 107
The 512K bit flash memory is allocated in the FF memory is read-accessible and program-accessible to the CPU using the flash memory interface circuit. The flash memory can be programmed/erased by the instruction from the ...
Page 108
MB90370/375 Series (2) Sector configuration of 512K bits flash memory The 512K bits flash memory has the sector configuration illustrated below. The addresses in the illustration are the upper and lower addresses of each sector. When accessed from the CPU, ...
Page 109
ELECTRICAL CHARACTERISTICS 1. Absolute Maximum Ratings Parameter Symbol V CC Power supply voltage CV AV A/D converter reference AVR input voltage CVRH1 Comparator reference CVRH2 input voltage CVRL LCD power supply voltage Input voltage V ...
Page 110
MB90370/375 Series (Continued) Parameter Power consumption Operating temperature Storage temperature *1 : Set and V at the same voltage. Take care so that AVR, CVRH1, CVRH2 and CVRL do not exceed 0.3 V ...
Page 111
Recommended Operating Conditions Parameter Symbol Min V CC Power supply CV CC voltage * A/D converter reference input AVR 2 voltage * LCD power supply voltage Operating T A temperature *1 : Set ...
Page 112
MB90370/375 Series 3. DC Characteristics (V CC Parameter Symbol Pin name P10 to P17 P20 to P27 P30 to P37 P46, P47 P50 to P57 V IH PA0 to PA6 PB0 to PB7 PC0 to PC7 PD0 to PD7 PF0 ...
Page 113
Parameter Symbol Pin name P80, P81 V “L” level input ILSM P90 to P95 voltage V MD0 to MD2 ILM P40 to P45 Open-drain V P80 to P82 output pin D5 P90 to P95 application voltage ...
Page 114
MB90370/375 Series (V CC Parameter Symbol Pin name I CCLS I Power supply CCWAT current* I CCT I CCH All input pins Input except capacitance LCD divided R LCD resistance COM0 to ...
Page 115
AV CC Parameter Symbol Pin name P00 to P07 P10 to P17 Pull-up R P20 to P27 UP resistance P30 to P37 RST Pull-down R MD2 DOWN resistance * : The power supply current is measured with an ...
Page 116
MB90370/375 Series 4. AC Characteristics (1) Clock Timings (V CC Parameter Symbol Pin name Condition F CH Clock frequency HCYL Clock cycle time t LCYL Input clock pulse width P WHL ...
Page 117
PLL operation guarantee range Relationship between internal operating clock frequency and power supply voltage 3.6 3.0 Normal operation guarantee range 1.5 4 Internal operating clock f Relationship between oscillating frequency and internal operating clock frequency Multiplied- Multiplied- by-4 16 ...
Page 118
MB90370/375 Series The AC ratings are measured for the following measurement reference voltages : • Input signal waveform Hysteresis input pin 0 0 CMOS input pin 0 0 SMbus input pin 2.1 ...
Page 119
Reset Input Timing ( Parameter Symbol Pin name Reset input time t RST RSTL * : Oscillation time of oscillator is the time to reach to 90% of the oscillation amplitude from stand still. In the crystal ...
Page 120
MB90370/375 Series (3) Power-on Reset (V CC Parameter Symbol Pin name Condition Power supply rise time t R Power supply cut-off time t OFF * : V must be kept lower than 0.2 V before power-on. CC Notes : The ...
Page 121
UART1 to UART3 ( Parameter Symbol Serial clock cycle time t SCYC UCK UO delay time t SLOV Valid UI UCK t IVSH UCK valid UI hold time t SHIX Serial clock “H” pulse width t SHSL ...
Page 122
MB90370/375 Series • Internal shift clock mode UCK UO UI • External shift clock mode UCK UO UI 122 t SCYC 2 SLOV 2 IVSH SHIX 0 0.2 V ...
Page 123
Resources Input Timing ( Parameter Symbol t TIWH Timer input pulse width t TIWL TIN1 to TIN4 (6) Trigger Input Timing ( Parameter Symbol Pin name ADTG t TRGH Input pulse width INT0 ...
Page 124
MB90370/375 Series ( Timing (V CC Parameter Symbol Pin name Start condition output t STA Stop condition output t STO Start condition detect t STA Stop condition detect t STO Restart condition output ...
Page 125
Data transmit (master slave SDA t STASU t t STA LOW SCL • Data receive (master slave SDA t HIGH 6 7 SCL MB90370/375 Series ...
Page 126
MB90370/375 Series (8) PS/2 Interface Timing Parameter Symbol PSCK clock PSCK0 to PSCK2 t PCYC cycle time PSDA0 to PSDA2 PSCK0 to PSCCK2 PSCK PSDA t PLOV PSDA0 to PSDA2 Valid PSDA PSCK0 to PSCK2 t PIVSH PSCK PSDA0 to ...
Page 127
LPC Timing ( Parameter Symbol Pin name Condition LCLK cycle time t CYCLE LCLK high time t HIGH LCLK low time t LOW LCLK AC timing 0 LCLK MB90370/375 Series CV 3.0 ...
Page 128
MB90370/375 Series LAD, LFRAME, GA20 AC timing LCLK OUTPUT Delay Tri-state OUTPUT LCLK INPUT 128 0 VAL OFF 0 ...
Page 129
A/D Converter Electrical Characteristics (2.7 V AVR Pin Parameter Symbol name Resolution Total error Non-linear error Differential linearity error Zero transition AN0 voltage AN11 Full-scale transition AN0 to V ...
Page 130
MB90370/375 Series 6. A/D Converter Glossary Resolution : Analog changes that are identifiable with the A/D converter. Linearity error : The deviation of the straight line connecting the zero transition point (“00 0000 0000” “00 0000 0001”) with the full-scale ...
Page 131
Linearity error Actual conversion 3FF value 3FE {1 LSB (N 1) 3FD 004 003 Actual conversion value 002 Theoretical characteristics 001 V (Measured value) OT AVRL Analog input Linearity error of digital output N Differential linearity ...
Page 132
MB90370/375 Series 7. Notes on Using A/D Converter Select the output impedance value for the external circuit of analog input according to the following conditions. Output impedance values of the external circuit lower are recommended. When ...
Page 133
Comparator Electrical Characteristics ( Parameter Symbol Reference voltage Reference voltage I CR supply current Comparator I CV supply current Analog input voltage V IH VOL1 to VOL3 VSI1 to VSI3 *: Please use the reference voltage ...
Page 134
MB90370/375 Series EXAMPLE CHARACTERISTICS • MB90F372 40.0 30.0 20.0 10.0 0.0 2.0 2.5 3 CCL 30 25.0 20.0 15.0 10.0 5.0 0.0 ...
Page 135
I vs OH1 CC OH1 2 1.5 1.0 0.5 0 (mA) OH1 I vs. V OL1 OL1 0 0.6 0.4 0.2 0 ...
Page 136
MB90370/375 Series • MB90372t 30.0 20.0 10.0 0.0 1.5 2.0 2.5 3 CCL 30 25.0 20 32.0 kHz ...
Page 137
I vs OH1 CC OH1 1 0.8 0.6 0.4 0.2 0 (mA) OH1 I vs. V OL1 OL1 0 0.6 0.4 0.2 0 ...
Page 138
... MB90370/375 Series ORDERING INFORMATION Part number MB90F372PFF-G MB90F377PFF-G MB90372PFF-G-XXX 138 Package 144-pin Plastic LQFP XXX is the ROM release number. (FPT-144P-M12) Remarks ...
Page 139
PACKAGE DIMENSION 144-pin plastic LQFP (FPT-144P-M12) 18.00±0.20(.709±.008)SQ +0.40 +.016 * 16.00 .630 SQ – 0.10 – .004 108 109 INDEX 144 LEAD No. 1 0.40(.016) 2003 FUJITSU LIMITED F144024S-c-3-3 C MB90370/375 Series Note These dimensions include resin ...
Page 140
MB90370/375 Series FUJITSU LIMITED All Rights Reserved. The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering. The information, such as descriptions of function and application circuit examples, ...