at91sam9x25-cu ATMEL Corporation, at91sam9x25-cu Datasheet - Page 39
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
at91sam9x25-cu
Manufacturer Part Number
at91sam9x25-cu
Description
At91sam Arm-based Embedded Mpu
Manufacturer
ATMEL Corporation
Datasheet
1.AT91SAM9X25-CU.pdf
(45 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT91SAM9X25-CU
Manufacturer:
Sigma
Quantity:
1 659
Company:
Part Number:
AT91SAM9X25-CU
Manufacturer:
ATMEL
Quantity:
190
10.13 CAN Controller (CAN)
11054AS–ATARM–29-Jul-11
• Channel Buffering
• Channel Control
• Transfer Initiation
• Interrupt
• Fully Compliant with CAN 2.0 Part A and 2.0 Part B
• Bit Rates up to 1 Mbit/s
• 8 Object Oriented Mailboxes with the Following Properties:
• 16-bit Internal Timer for Timestamping and Network Synchronization
• Programmable Reception Buffer Length up to 8 Mailbox Objects
• Priority Management between Transmission Mailboxes
• Autobaud and Listening Mode
• Low Power Mode and Programmable Wake-up on Bus Activity or by the Application
• Data, Remote, Error and Overload Frame Handling
– Unaligned system address to data transfer width supported in hardware
– Picture-In-Picture Mode (on DMAC0 only)
– 16-word FIFO (64-word for channel 0 of DMAC0)
– Automatic packing/unpacking of data to fit FIFO width
– Programmable multiple transaction size for each channel
– Support for cleanly disabling a channel without data loss
– Suspend DMA operation
– Programmable DMA lock transfer support
– Support for Software handshaking interface. Memory mapped registers can be used
– Programmable Interrupt generation on DMA Transfer completion Block Transfer
– CAN Specification 2.0 Part A or 2.0 Part B Programmable for Each Message
– Object Configurable in Receive (with Overwrite or Not) or Transmit Modes
– Independent 29-bit Identifier and Mask Defined for Each Mailbox
– 32-bit Access to Data Registers for Each Mailbox Data Object
– Uses a 16-bit Timestamp on Receive and Transmit Messages
– Hardware Concatenation of ID Masked Bitfields To Speed Up Family ID Processing
to control the flow of a DMA transfer in place of a hardware handshaking interface
completion, Single/Multiple transaction completion or Error condition
SAM9X25
39