W83194R-37/-58 Winbond Electronics Corp America, W83194R-37/-58 Datasheet - Page 16

• Manufacturer Part Number: W83194R-37/-58
• Description: 100MHz/133MHz Via MVP3, Via Apollo Pro Clock Gen., 3-DIMM, With S.S.T.
• Manufacturer: Winbond Electronics Corp America

10.0 POWER MANAGEMENT TIMING
10.1 CPU_STOP# Timing Diagram
For synchronous Chipset, CPU_STOP# pin is a synchronous “ active low ” input pin used to stop the
CPU clocks for low power operation. This pin is asserted synchronously by the external control logic
at the rising edge of free running PCI clock(PCICLK_F). All other clocks will continue to run while
the CPU clocks are stopped. The CPU clocks will always be stopped in a low state and resume
output with full pulse width. In this case, CPU locks on latency“ is less than 2 CPU clocks and
locks off latency” is less then 2 CPU clocks.
For synchronous Chipset, PCI_STOP# pin is a synchronous ctive low” input pin used to stop the
PCICLK [0:4] for low power operation. This pin is asserted synchronously by the external control
logic at the rising edge of free running PCI clock(PCICLK_F). All other clocks will continue to run
while the PCI clocks are stopped.
resume output with full pulse width.
clocks and locks off latency” is less then 1 PCI clocks.
CPU_STOP#
CPUCLK[0:3]
PCI_STOP#
PCICLK[0:4]
PCICLK_F
PCICLK_F
CPUCLK
CPUCLK
(Internal)
(Internal)
(Internal)
(Internal)
PCICLK
SDRAM
PCICLK
- 16 -
10.2 PCI_STOP# Timing Diagram
1
1
The PCI clocks will always be stopped in a low state and
2
In this case, PCI locks on latency“ is less than 1 PCI
2
1
1
Publication Release Date: Sep 1998
2
2
Revision 1.0