r2j20656anp Renesas Electronics Corporation., r2j20656anp Datasheet - Page 3
![no-image](/images/manufacturer_photos/0/5/561/renesas_electronics_corporation__sml.jpg)
r2j20656anp
Manufacturer Part Number
r2j20656anp
Description
Integrated Driver - Mos Fet Drmos
Manufacturer
Renesas Electronics Corporation.
Datasheet
1.R2J20656ANP.pdf
(16 pages)
R2J20656ANP
Pin Arrangement
Note:
Pin Description
ZCD_EN#
VCIN
VDRV
BOOT
CGND
GH
VIN
VSWH
PGND
GL
THWN
DISBL#
PWM
R07DS0201EJ0100 Rev.1.00
Jan 25, 2011
Pin Name
All die-pads (three pads in total) should be soldered to PCB.
1
2
3
4
5, 37, Pad
6
8 to 14, Pad
7, 15, 29 to 35, Pad
16 to 28
36
38
39
40
Pin No.
VSWH
PGND
PGND
PGND
PGND
PGND
VIN
VIN
VIN
VIN
Zero current detection enable
Control input voltage (+5 V input)
Gate supply voltage (+5 V input)
Bootstrap voltage pin
Control signal ground
High-side gate signal
Input voltage
Phase output/Switch output
Power ground
Low-side gate signal
Thermal warning
Signal disable
PWM drive logic input
11
12
13
14
15
16
17
18
19
20
10
21 22 23 24 25 26 27 28 29 30
Description
9
VIN
8
7
(Top view)
VSWH
6
5
4
CGND
3
2
When asserted "L" signal, zero crossing
detection is enabled
Driver Vcc input
5 V gate drive
To be supplied +5 V through internal switch
Should be connected to PGND externally
Pin for monitor
Pin for monitor
Thermal warning when over 115°C
Disabled when DISBL# is "L".
This Pin is pulled low when internal IC over the
thermal shutdown level, 150°C.
5 V logic input
1
40
39
38
37
36
35
34
33
32
31
PWM
DISBL#
THWN
CGND
GL
VSWH
VSWH
VSWH
VSWH
VSWH
Remarks
Preliminary
Page 3 of 15