dm9301fp Davicom Semiconductor, Inc., dm9301fp Datasheet - Page 8

no-image

dm9301fp

Manufacturer Part Number
dm9301fp
Description
100mbps Ethernet Fiber/twisted Pair Single Chip Media Converter
Manufacturer
Davicom Semiconductor, Inc.
Datasheet
8
Diagnostic Port Interface (Continued)
92, 91, 89,
65, 54,
55, 57,
58, 60,
39, 40
61
88
TPI3, TPI2, TPI1,
TPO6, TPO5,
TPO4, TPO3,
TPO2, TPO1,
MUXCTL1,
MUXCTL0
TPO0
TPI0,
100Mbps Ethernet Fiber/Twisted Pair Single Chip Media Converter
O
I
I
Mux. Control 1 and 0:
Used for testing the DM9301FP Data Paths. Set to zero
for normal operation.
Initiated at an H/W reset. Active high.
Test Port Output:
Reflects the DM9301FP internal status. Selection of
status indicators is made by using TPEN and TPMUX.
Initiated at an H/W reset. Active high.
Test Port Input:
Controls the DM9301FP internal test features. Selection
of input control is made by using TPEN and TPMUX.
TPEN must be true (one) for this signal to take effect.
Initiated at an H/W reset. Active high.
MUXCTL1 MUXCTL0
0
1
0
1
0
0
1
1
Normal, FX to TX and TX to FX
TX Transmit from TXD[4:0]
TXCLK from TX PLL
TX Receive to RXD[4:0]
RXCLK from TX receive clock
FX Transmit from TXD[4:0]
TXCLK from FX PLL
FX Receive to RXD[4:0]
RXCLK from FX receive clock
TX Transmit from TXD[4:0]
TXCLK from TX PLL
FX Receive to RXD[4:0]
RXCLK from FX receive clock
DATA PATH
DM9301FP
Version: DM9301FP-DS-F03
June 06, 2007
Final

Related parts for dm9301fp