psd4235g2v STMicroelectronics, psd4235g2v Datasheet - Page 77

no-image

psd4235g2v

Manufacturer Part Number
psd4235g2v
Description
Flash In-system Programmable Isp Peripherals For 16-bit Mcus 3.3 V Supply
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
psd4235g2v-12U
Manufacturer:
ST
0
Part Number:
psd4235g2v-12UI
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
psd4235g2v-90U
Manufacturer:
SHARP
Quantity:
201
Part Number:
psd4235g2v-90U
Manufacturer:
STMicroelectronics
Quantity:
10 000
Company:
Part Number:
psd4235g2v-90U
Quantity:
1 800
Part Number:
psd4235g2v-90UI
Manufacturer:
ST
0
PSD4235G2V
19.3
19.4
19.5
Note:
Table 38.
MCU I/O
PLD I/O
McellA outputs
McellB outputs
Additional Ext. CS outputs
PLD inputs
Address Out
Port Mode
MCU I/O mode
In the MCU I/O mode, the MCU uses the PSD Ports to expand its own I/O ports. By setting
up the CSIOP space, the ports on the PSD are mapped into the MCU address space. The
addresses of the ports are listed in
A port pin can be put into MCU I/O mode by writing a ’0’ to the corresponding bit in the
Control register (for Ports E, F and G). The MCU I/O direction may be changed by writing to
the corresponding bit in the Direction register, or by the output enable product term (see
Section 19.2: Port operating
the Data Out register drives the pin. When configured as an input, the MCU can read the
port input through the Data In buffer (see
Ports A, B and C do not have Control registers, and are in MCU I/O mode by default. They
can be used for PLD I/O if they are specified in PSDsoft Express.
PLD I/O mode
The PLD I/O Mode uses a port as an input to the CPLD’s input macrocells (IMC), and/or as
an output from the CPLD’s output macrocells (OMC). The output can be tri-stated with a
control signal. This output enable control signal can be defined by a product term from the
PLD, or by resetting the corresponding bit in the Direction register to ’0’. The corresponding
bit in the Direction register must not be set to ’1’ if the pin is defined for a PLD input signal in
PSDsoft Express. The PLD I/O mode is specified in PSDsoft Express by declaring the port
pins, and then specifying an equation in PSDsoft Express.
Address Out mode
For MCUs with a multiplexed address/data bus, Address Out mode can be used to drive
latched addresses onto the port pins. These port pins can, in turn, drive external devices.
Either the output enable or the corresponding bits of both the Direction register and Control
register must be set to a ’1’ for pins to use Address Out mode. This must be done by the
MCU at run-time. See
for various MCUs.
Do not drive address signals with Address Out Mode to an external memory device if it is
intended for the MCU to Boot from the external device. The MCU must first Boot from PSD
memory so the Direction and Control register bits can be set.
Port operating modes
Port A
Yes
Yes
Yes
No
No
No
Table 40
Port B
Yes
Yes
Yes
Yes
No
No
modes). When the pin is configured as an output, the content of
for the address output pin assignments on Ports E, F and G
Table
Port C
Yes
Yes
Yes
No
No
No
5.
Figure
Port D
Yes
Yes
No
No
No
No
26).
Yes (A7 - 0) Yes (A7 - 0)
Port E
Yes
No
No
No
No
Port F
Yes
Yes
Yes
No
No
Yes (A7 - 0)
or (A15 - 8)
I/O ports
Port G
Yes
No
No
No
No
77/124

Related parts for psd4235g2v