w9425g6dh Winbond Electronics Corp America, w9425g6dh Datasheet - Page 4

• Manufacturer Part Number: w9425g6dh
• Description: 4m X 4 Banks X 16 Bits Ddr Sdram
• Manufacturer: Winbond Electronics Corp America

1. GENERAL DESCRIPTION
W9425G6DH is a CMOS Double Data Rate synchronous dynamic random access memory (DDR
SDRAM), organized as 4,194,304 words × 4 banks × 16 bits. Using pipelined architecture and 0.11 µm
process technology, W9425G6DH delivers a data bandwidth of up to 500M words per second (-4). To
fully comply with the personal computer industrial standard, W9425G6DH is sorted into the following
speed grades: -4/-5/-6/-6F/-6I/-75 and 75I. The -4 is compliant to the DDR500/CL3 specification. The -
5 is compliant to the DDR400/CL3 specification. The -6/-6F is compliant to the DDR333/CL2.5
specification (the -6I grade which is guaranteed to support -40°C ~ 85°C). The -75 is compliant to the
DDR266/CL2 specification (the 75I grade which is guaranteed to support -40°C ~ 85°C).
All Input reference to the positive edge of CLK (except for DQ, DM and CKE). The timing reference
point for the differential clock is when the CLK and CLK signals cross during a transition. Write and
Read data are synschronized with the both edges of DQS (Data Strobe).
By having a programmable Mode Register, the system can change burst length, latency cycle,
interleave or sequential burst to maximize its performance. W9425G6DH is ideal for main memory in
high performance applications.
2. FEATURES
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
2.5V ±0.2V Power Supply for DDR266/DDR333
2.6V ±0.1V Power Supply for DDR400/DDR500
Up to 250 MHz Clock Frequency
Double Data Rate architecture; two data transfers per clock cycle
Differential clock inputs (CLK and CLK )
DQS is edge-aligned with data for Read; center-aligned with data for Write
CAS Latency: 2, 2.5 and 3
Burst Length: 2, 4 and 8
Auto Refresh and Self Refresh
Precharged Power Down and Active Power Down
Write Data Mask
Write Latency = 1
7.8µS refresh interval (8K / 64 mS refresh)
Maximum burst refresh cycle: 8
Interface: SSTL_2
Packaged in TSOP II 66-pin, 400 mil, 0.65 mm pin pitch, using Pb free with RoHS compliant
- 4 -
Publication Release Date:Feb. 12, 2008
W9425G6DH
Revision A8