cy62256vn Cypress Semiconductor Corporation., cy62256vn Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/1/180/cypress_semiconductor_corporation__sml.jpg)
cy62256vn
Manufacturer Part Number
cy62256vn
Description
256k 32k X 8 Static Ram
Manufacturer
Cypress Semiconductor Corporation.
Datasheet
1.CY62256VN.pdf
(12 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
cy62256vnLL-7
Manufacturer:
CY
Quantity:
1
Company:
Part Number:
cy62256vnLL-70SNXI
Manufacturer:
CYPRESS
Quantity:
3 520
Company:
Part Number:
cy62256vnLL-70SNXI
Manufacturer:
CYPRESS
Quantity:
63
Company:
Part Number:
cy62256vnLL-70SNXI
Manufacturer:
HP
Quantity:
131
Part Number:
cy62256vnLL-70SNXIT
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
cy62256vnLL-70ZRX1
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Company:
Part Number:
cy62256vnLL-70ZRXI
Manufacturer:
CYPRESS
Quantity:
1 292
Part Number:
cy62256vnLL-70ZRXI
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
cy62256vnLL-70ZXC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
cy62256vnLL-70ZXCT
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Document #: 001-06512 Rev. *A
Switching Characteristics
Read Cycle
t
t
t
t
t
t
t
t
t
t
t
Write Cycle
t
t
t
t
t
t
t
t
t
t
Notes:
10. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can
11. The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of t
RC
AA
OHA
ACE
DOE
LZOE
HZOE
LZCE
HZCE
PU
PD
WC
SCE
AW
HA
SA
PWE
SD
HD
HZWE
LZWE
7. Test conditions assume signal transition time of 5 ns or less timing reference levels of V
8. At any given temperature and voltage condition, t
9. t
I
terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
OL
HZOE
/I
OH
, t
and 100-pF load capacitance.
HZCE
Parameter
[10, 11]
, and t
HZWE
are specified with C
Read Cycle Time
Address to Data Valid
Data Hold from Address Change
CE LOW to Data Valid
OE LOW to Data Valid
OE LOW to Low-Z
OE HIGH to High-Z
CE LOW to Low-Z
CE HIGH to High-Z
CE LOW to Power-up
CE HIGH to Power-down
Write Cycle Time
CE LOW to Write End
Address Set-up to Write End
Address Hold from Write End
Address Set-up to Write Start
WE Pulse Width
Data Set-up to Write End
Data Hold from Write End
WE LOW to High-Z
WE HIGH to Low-Z
Over the Operating Range
L
= 5 pF as in (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
HZCE
is less than t
[8]
Description
[8]
[8, 9]
[8, 9]
[8, 9]
[8]
LZCE
, t
HZOE
[7]
is less than t
CC
HZWE
/2, input pulse levels of 0 to V
LZOE
and t
, and t
SD
.
HZWE
is less than t
Min.
70
10
10
70
60
60
50
30
10
5
0
0
0
0
CY62256VN-70
CC
LZWE
, and output loading of the specified
for any given device.
Max.
CY62256VN
70
35
25
25
70
25
70
Page 5 of 12
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
[+] Feedback