cy62128ev30 Cypress Semiconductor Corporation., cy62128ev30 Datasheet - Page 5

no-image

cy62128ev30

Manufacturer Part Number
cy62128ev30
Description
Mobl 1 Mbit 128k X 8 Static Ram
Manufacturer
Cypress Semiconductor Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cy62128ev30LL-45SXI
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
cy62128ev30LL-45SXIT
Manufacturer:
CYPRESS/PBF
Quantity:
587
Part Number:
cy62128ev30LL-45ZA
Manufacturer:
TI
Quantity:
450
Part Number:
cy62128ev30LL-45ZAXI
Manufacturer:
CYPRESS
Quantity:
1
Part Number:
cy62128ev30LL-45ZAXI
Manufacturer:
CYPRESS
Quantity:
50
Part Number:
cy62128ev30LL-45ZAXI
Manufacturer:
CY
Quantity:
1 000
Part Number:
cy62128ev30LL-45ZAXI
Manufacturer:
CYPRESS
Quantity:
11 827
Part Number:
cy62128ev30LL-45ZAXI
Manufacturer:
CYPRESS
Quantity:
20 000
Part Number:
cy62128ev30LL-45ZAXI
Quantity:
30
Company:
Part Number:
cy62128ev30LL-45ZAXI
Quantity:
729
Part Number:
cy62128ev30LL-45ZAXIT
Manufacturer:
TI
Quantity:
6 000
Part Number:
cy62128ev30LL-45ZAXIT
Manufacturer:
CY
Quantity:
1 000
Part Number:
cy62128ev30LL-45ZAXIT
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
cy62128ev30LL-45ZX
Manufacturer:
TI
Quantity:
25
Part Number:
cy62128ev30LL-45ZX
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
cy62128ev30LL-45ZXI
Manufacturer:
BCD
Quantity:
36 000
Part Number:
cy62128ev30LL-45ZXI
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Data Retention Waveform
Switching Characteristics
(Over the Operating Range)
Notes
Document #: 38-05579 Rev. *D
Read Cycle
t
t
t
t
t
t
t
t
t
t
t
Write Cycle
t
t
t
t
t
t
t
t
t
t
10. CE is the logical combination of CE
11. Test Conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less (1 V/ns), timing reference levels of V
12. At any given temperature and voltage condition, t
13. t
14. The internal write time of the memory is defined by the overlap of WE, CE = V
RC
AA
OHA
ACE
DOE
LZOE
HZOE
LZCE
HZCE
PU
PD
WC
SCE
AW
HA
SA
PWE
SD
HD
HZWE
LZWE
pulse levels of 0 to V
terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.
HZOE
Parameter
, t
HZCE
V
CE
CC
[14]
, and t
HZWE
CC(typ)
Read Cycle Time
Address to Data Valid
Data Hold from Address Change
CE LOW to Data Valid
OE LOW to Data Valid
OE LOW to Low Z
OE HIGH to High Z
CE LOW to Low Z
CE HIGH to High Z
CE LOW to Power Up
CE HIGH to Power Up
Write Cycle Time
CE LOW to Write End
Address Setup to Write End
Address Hold from Write End
Address Setup to Write Start
WE Pulse Width
Data Setup to Write End
Data Hold from Write End
WE LOW to High Z
WE HIGH to Low Z
transitions are measured when the output enter a high impedance state.
, and output loading of the specified I
[10, 11]
1
and CE
[10]
Description
2
. When CE
V
[12]
[12]
[12, 13]
[12, 13]
[12]
HZCE
[12,13]
t
CC(min)
CDR
is less than t
1
is LOW and CE
OL
/I
LZCE
OH
as shown in the
DATA RETENTION MODE
, t
2
HZOE
is HIGH, CE is LOW; when CE
IL
is less than t
. All signals must be ACTIVE to initiate a write and any of these signals can
45 ns (Ind’l/Auto-A)
V
DR
Min
45
10
10
45
35
35
35
25
10
5
0
0
0
0
> 1.5V
“AC Test Loads and Waveforms”
LZOE
, and t
Max
45
45
22
18
18
45
18
HZWE
1
is HIGH or CE
is less than t
V
Min
CC(min)
55
10
10
55
40
40
40
25
10
55 ns (Auto-E)
5
0
0
0
0
on page 4.
t
LZWE
R
2
is LOW, CE is HIGH.
for any given device.
CY62128EV30
Max
55
55
25
20
20
55
20
CC(typ)
Page 5 of 11
Unit
/2, input
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
[+] Feedback

Related parts for cy62128ev30