m95512 STMicroelectronics, m95512 Datasheet - Page 19

no-image

m95512

Manufacturer Part Number
m95512
Description
512kbit Serial Spi Bus Eeprom With High Speed Clock
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
m95512-DFCS6TP
Manufacturer:
ST
0
Part Number:
m95512-DFCS6TP/K
Manufacturer:
ST
0
Part Number:
m95512-DFDW6TP
Manufacturer:
ST
0
Part Number:
m95512-DFDW6TP
Manufacturer:
ST
Quantity:
20 000
Part Number:
m95512-DFMC6TG
Manufacturer:
ST
0
Part Number:
m95512-DFMC6TG
0
Part Number:
m95512-DFMN6TP
Manufacturer:
ST
0
Part Number:
m95512-DRMF3TG/K
0
Part Number:
m95512-RDW6TP
Manufacturer:
STMicroelectronics
Quantity:
150 141
Part Number:
m95512-RDW6TP
Manufacturer:
ST
Quantity:
8 963
Part Number:
m95512-RDW6TP
Manufacturer:
ST
Quantity:
20 000
Part Number:
m95512-RMN6TP
Manufacturer:
TDK
Quantity:
324
Figure 14. Page Write (WRITE) Sequence
POWER-UP AND DELIVERY STATE
Power-up State
After Power-up, the device is in the following state:
The SRWD, BP1 and BP0 bits of the Status Reg-
ister are unchanged from the previous power-
down (they are non-volatile bits).
Standby Power mode
Deselected (after Power-up, a falling edge is
required on Chip Select (S) before any
instructions can be started).
Not in the Hold Condition
Write Enable Latch (WEL) is reset to 0
Write In Progress (WIP) is reset to 0
S
C
D
S
C
D
7
32
0
6
33
1
5
34
Data Byte 2
2
4
Instruction
35 36 37 38 39 40 41 42
3
3
4
2
5
1
6
0
7
7
15
8
6
14 13
9 10
5
Data Byte 3
16-Bit Address
4
43
3
Initial Delivery State
The device is delivered with the memory array set
at all 1s (FFh). The Status Register Write Disable
(SRWD) and Block Protect (BP1 and BP0) bits are
initialized to 0.
44 45 46 47
3
20 21 22 23 24 25 26 27
2
2
1
1
0
0
7
6
6
5
Data Byte N
5
Data Byte 1
4
4
3
3
28 29 30
2
2
1
1
0
0
31
AI01796D
M95512
19/31

Related parts for m95512