m66252fp Mitsumi Electronics, Corp., m66252fp Datasheet
m66252fp
Available stocks
Related parts for m66252fp
m66252fp Summary of contents
Page 1
DESCRIPTION The M66252P/ high-speed line memory with a FIFO (First In First Out) structure of 1152-word 8-bit configuration which uses high-performance silicon gate CMOS process technology. It has separate clock, enable and reset signals for write and read ...
Page 2
FUNCTION When the status of write enable input WE is “L,” data on D thru D are written on the memory synchronously with write 7 clock input WCK rise edges. At this time, write address counter executes counting. The following ...
Page 3
SWITCHING CHARACTERISTICS (T = – Symbol t Access time AC t Output hold time OH t Output enable time OEN t Output disable time ODIS TIMING CHARACTERISTICS (T = – ...
Page 4
TEST CIRCUIT 30pF : t L Input pulse level Input pulse rise time and fall time: 3ns Measurement reference level, input: 1.3V Measurement reference level, output: 1.3V (Note: t Load capacitance C includes floating ...
Page 5
TIMING CHARTS • Write Cycles Cycle n Cycle(n+1) WCK WCK WCKH WCKL (n) Dn • Write Reset Cycles Cycle(n–1) Cycle n WCK WCK NRESH RESS WRES ...
Page 6
Matters that needs attention when WCK stops n cycle n+1 cycle WCK t WCK ( Period for writing data (n) into memory Input data of n cycle is read at the rising ...
Page 7
Read Cycles Cycle n Cycle(n+1) RCK RCK RCKH RCKL RE Qn (n) • Read Reset Cycles Cycle(n–1) Cycle n RCK RCK NRESH RESS RRES Qn (n–1) Cycle(n+2) Disable cycles ...
Page 8
VARIABLE-LENGTH DELAY BITS • 1-line (1152-bit) delay A write input data is written into memory at the second rise edge of WCK in the cycle, and a read output data is output from memory at the first rise edge of ...
Page 9
WRES and RRES at a cycle corresponding to delay length) Cycle 0(W) Cycle 1(W) Cycle 2(W) WCK RCK t t RESS RESH WRES RRES (0) (1) Qn • n-bit delay ...
Page 10
Shortest read of data “n” written in cycle n Cycle n–1 on read side should be started after end of cycle n+1 on write side When the start of cycle n–1 on read side is earlier than the end ...
Page 11
APPLICATION EXAMPLE Laplacian Filter Circuit for Correction of Resolution in the Secondary Scanning Direction. M66252 Line (n+1) image data 1-line delay M66252 1-line delay Primary scanning direction ...