lan9215 Standard Microsystems Corp., lan9215 Datasheet - Page 79
lan9215
Manufacturer Part Number
lan9215
Description
Lan9215 16-bit Non-pci 10/100 Ethernet Controller With Hp Auto-mdix Support
Manufacturer
Standard Microsystems Corp.
Datasheet
1.LAN9215.pdf
(142 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
lan9215-MT
Manufacturer:
BROADCOM
Quantity:
450
Company:
Part Number:
lan9215-MT
Manufacturer:
Standard
Quantity:
1 643
Company:
Part Number:
lan9215-MT
Manufacturer:
SMSC
Quantity:
9
Part Number:
lan9215-MT
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
lan9215-MZP
Manufacturer:
SMSC
Quantity:
17 600
Part Number:
lan9215-MZP
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
lan9215I-MT
Manufacturer:
XILINX
Quantity:
450
16-bit Non-PCI 10/100 Ethernet Controller with HP Auto-MDIX Support
Datasheet
SMSC LAN9215
12:11
BITS
2-0
10
9
8
7
6
5
4
3
Reserved
TX Data FIFO Overrun Interrupt (TDFO). Generated when the TX data
FIFO is full, and another write is attempted.
TX Data FIFO Available Interrupt (TDFA). Generated when the TX data
FIFO available space is greater than the programmed level.
TX Status FIFO Full Interrupt (TSFF). Generated when the TX Status
FIFO is full.
TX Status FIFO Level Interrupt (TSFL). Generated when the TX Status
FIFO reaches the programmed level.
RX Dropped Frame Interrupt (RXDF_INT). This interrupt is issued
whenever a receive frame is dropped.
Reserved
RX Status FIFO Full Interrupt (RSFF). Generated when the RX Status
FIFO is full.
RX Status FIFO Level Interrupt (RSFL). Generated when the RX Status
FIFO reaches the programmed level.
GPIO [2:0] (GPIOx_INT). Interrupts are generated from the GPIO’s.
These interrupts are configured through the GPIO_CFG register.
DESCRIPTION
DATASHEET
79
R/WC
R/WC
R/WC
R/WC
R/WC
R/WC
R/WC
R/WC
TYPE
RO
RO
Revision 2.3 (08-06-08)
DEFAULT
000
0
0
0
0
0
0
0
-
-