lan91c100fd Standard Microsystems Corp., lan91c100fd Datasheet - Page 19

• Manufacturer Part Number: lan91c100fd
• Description: Lan91c100fd Rev. B Feast Fast Ethernet Controller With Full Duplex Capability
• Manufacturer: Standard Microsystems Corp.

BANK SELECT REGISTER
BS2, BS1, BS0 Determine the bank presently in use. This register is always accessible and is used to select the
register bank in use.
The upper byte always reads as 33h and can be used to help determine the I/O location of the LAN91C100FD.
The BANK SELECT REGISTER is always accessible regardless of the value of BS0-2.
Note that the bank select register can be accessed as a doubleword at offset Ch, as a word at offset Eh, or as at
offset Fh, however a doubleword write to offset Ch will write the BANK SELECT REGISTER but will not write the
registers Ch and Dh.
BANK 7 has no internal registers other than the BANK SELECT REGISTER itself. On valid cycles where BANK7 is
selected (BS0=BS1=BS2=1), and A3=0, nCSOUT is activated to facilitate implementation of external registers.
Note: BANK7 does not exist in LAN91C9x devices. For backward S/W compatibility BANK7 accesses should be done
if the Revision Control register indicates the device is the LAN91C100FD.
BANK 0
This register holds bits programmed by the CPU to control some of the protocol transmit options.
SWFDUP - Enables Switched Full Duplex mode. In this mode, transmit state machine is inhibited from recognizing carrier
sense, so deferrals will not occur. Also inhibits collision count, therefore, the collision related status bits in the EPHSR are
not valid (CTR_ROL, LATCOL, SQET, 16COL, MUL COL, and SNGL COL). Uses COL100 as flow control, limiting
backoff and jam to 1 clock each before inter-frame gap, then retry will occur after IFG. If COL100 is active during
preamble, full preamble will be output before jam. When SWFDUP is high, the values of FDUPLX and MON_CSN have no
effect. This bit should be low for non-MII operation.
EPH_LOOP - Internal loopback at the EPH block. Serial data is internally looped back when set. Defaults low. When
EPH_LOOP is high the following transmit outputs are forced inactive: TXD0-TXD3 = 0h, TXEN100 = TXEN = 0, TXD = 1.
The following and external inputs are blocked: CRS=CRS100=0, COL=COL100=0, RX_DV= RX_ER=0.
SMSC DS – LAN91C100FD REV. B
BYTE
BYTE
HIGH
OFFSET
LOW
HIGH
BYTE
BYTE
LOW
OFFSET
0
E
SWFDUP
PAD_EN
0
0
X
0
0
TRANSMIT CONTROL
BANK SELECT
REGISTER
X
0
0
REGISTER
0
0
0
0
NAME
NAME
LOOP
EPH
X
1
1
0
0
0
Page 19
SQET
STP
X
1
1
0
0
0
READ/WRITE
READ/WRITE
TYPE
FDUPLX
TYPE
X
0
0
0
0
0
FORCOL
MON_
BS2
CSN
0
0
0
0
0
LOOP
BS1
SYMBOL
1
1
0
SYMBOL
0
0
0
BSR
TCR
NOCRC
TXENA
BS0
1
1
0
0
0
Rev. 03-28-07