mc33742 Freescale Semiconductor, Inc, mc33742 Datasheet - Page 45
mc33742
Manufacturer Part Number
mc33742
Description
Mc33742 System Basis Chip Sbc With Enhanced High-speed Can Transceiver
Manufacturer
Freescale Semiconductor, Inc
Datasheet
1.MC33742.pdf
(65 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc33742DW
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
mc33742DWR2
Manufacturer:
FREESCALE
Quantity:
8 845
Part Number:
mc33742EW
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
mc33742PEG
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
mc33742PEGR2
Manufacturer:
FREESCA
Quantity:
3 000
Company:
Part Number:
mc33742PEGR2
Manufacturer:
HIT
Quantity:
6 224
Part Number:
mc33742PEGR2
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc33742SDW
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
HIGH-SPEED CAN TRANSCEIVER MODES
rate when the CAN module is in TXRX, and it controls the wake-up option (wake-up enable or disable) when the CAN module is
in Sleep mode.
Table 22. CAN High-Speed Transceiver Modes
Table 23. CAN Register Status Bits
INPUT / OUTPUT REGISTER (IOR)
Tables 24
in Normal and Standby modes, while
Table 24. Input / Output Register
Analog Integrated Circuit Device Data
Freescale Semiconductor
x = Don’t care.
Notes
Notes
55.
56.
The MODE bit (D0) controls the state of the CAN interface, TXRX or Sleep mode
Reset Condition
SC1
Reset Value
THERM-CUR
0
0
1
1
(Write)
x
x
Error bits are latched in the CAN register.
See
$011b
CANWU
CAN-UF
CAN-F
IOR
Name
through
Table
(56)
13, page 42, for definitions of reset conditions.
26
SC0
0
1
0
1
1
0
contain the Input / Output Register information.
R/W
W
R
–
–
Logic
MODE
0
1
0
1
0
1
0
1
Table 26
0
0
0
0
1
1
V2LOW
D3
–
–
–
provides status bit information.
No CAN wake-up occurred.
CAN wake-up occurred.
No CAN failure.
CAN failure
Identified CAN failure
Non-identified CAN failure.
No overtemperature or overcurrent on CANH or CANL drivers.
Overtemperature or overcurrent on CANH or CANL drivers.
(55)
HSON
HSOT
.
POR
D2
0
Table 25
CAN Sleep and CAN Wake-Up Disable
CAN Sleep and CAN Wake-Up Enable
(55)
.
CAN TXRX, Slew Rate 0
CAN TXRX, Slew Rate 1
CAN TXRX, Slew Rate 2
CAN TXRX, Slew Rate 3
provides information about information HS control
CAN Mode
(Pass 1.1)
Description
(Table
VSUPLOW
D1
LOGIC COMMANDS AND REGISTERS
–
–
–
22). SC0 bit (D1) defines the slew
FUNCTIONAL DEVICE OPERATION
DEBUG
D0
–
–
–
33742
45