isp1504a NXP Semiconductors, isp1504a Datasheet - Page 23

no-image

isp1504a

Manufacturer Part Number
isp1504a
Description
Ulpi Hi-speed Universal Serial Bus On-the-go Transceiver
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1504A
Manufacturer:
ST
0
Part Number:
isp1504a1ETTM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
isp1504a1ETTM
Manufacturer:
ST
0
Part Number:
isp1504aBS
Manufacturer:
ST
0
Part Number:
isp1504aBS
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
isp1504aBSSFA
Manufacturer:
ST
0
Part Number:
isp1504aBSTM
Manufacturer:
LATTICE
Quantity:
1 350
NXP Semiconductors
ISP1504A_ISP1504C_3
Product data sheet
Fig 6.
DATA[7:0]
REG1V8
REG1V8
V
detector
internal
CLOCK
internal
CC(I/O)
XTAL1
POR
V
NXT
STP
DIR
CC
t1 = V
t2 = ULPI pads detect REG1V8 rising above the REG1V8 regulator threshold and are not in 3-state. These pads may drive
either LOW or HIGH. It is recommended that the link ignores the ULPI pins status during t
t3 = The POR threshold is reached and a POR pulse is generated. After the POR pulse, ULPI pins are driven to a defined level.
DIR is driven to HIGH and the other pins are driven to LOW.
t4 = The internal PLL is stabilized after t
be stabilized after t
The DIR pin will remain LOW before the link issues a RESET command to the ISP1504.
t5 = The power-up sequence is completed and the ULPI bus interface is ready for use.
Power-up and reset sequence required before the ULPI bus is ready for use
CC
9.3.1 Interface protection
and V
CC(I/O)
t1
By default, the ISP1504 enables a weak pull-up resistor on STP. If the STP pin is
unexpectedly HIGH at any time, the ISP1504 will protect the ULPI interface by enabling
weak pull-down resistors on DATA[7:0].
The interface protect feature prevents unwanted activity of the ISP1504 whenever the
ULPI interface is not correctly driven by the link. For example, when the link powers up
more slowly than the ISP1504.
startup(PLL)
t
PWRUP
are applied to the ISP1504. The ISP1504 regulator starts to turn on.
t2
from POR. The CLOCK pin starts to output 60 MHz. The DIR pin will transition from HIGH to LOW.
t3
startup(PLL)
t
startup(PLL)
Rev. 03 — 7 April 2008
. If the 19.2 MHz or 26 MHz clock is started before POR, the internal PLL will
t4
internal clocks stable
RESET command
TXCMD
D
ISP1504A; ISP1504C
internal reset
ULPI HS USB OTG transceiver
PWRUP
.
© NXP B.V. 2008. All rights reserved.
RXCMD
update
004aaa885
bus idle
t5
22 of 82

Related parts for isp1504a