mpc2605 Micro Electronics Corporation, mpc2605 Datasheet - Page 4

• Manufacturer Part Number: mpc2605
• Description: Integrated Secondary Cache Powerpc Microprocessors
• Manufacturer: Micro Electronics Corporation

* See pin diagram (page 2) for specific pin assignment of these bus signals.
MPC2605
4
11U, 10V – 12V, 14V – 17V,
11B – 17B, 11C, 12C, 10U,
4A – 10A, 4B – 10B, 6C,
11A – 13A, 15A – 18A,
10C, 8U, 9U, 3V – 6V,
16U, 7V, 13V, 2W
8V, 9V, 3W –10W
14A, 18B, 5C, 8C,
Pin Locations
11W – 17W
19E
19D
18D
1C
3A
1D
2E
3B
2N
3N
1N
1E
3K
2P
1P
1R
1H
3P
2T
2F
2J
1J
3J
*
*
*
L2 MISS INH
DH0 – DH31
L2 TAG CLR
DL0 – DL31
L2 UPDATE
CPU4 DBG
DP0 – DP7
L2 FLUSH
Pin Name
L2 CLAIM
HRESET
SRESET
PWRDN
L2 DBG
L2 BG
L2 BR
TBST
L2 CI
DBB
FDN
TDO
TMS
GBL
TCK
TEA
INH
TDI
TA
Type
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
O
O
O
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
MPC2605 logically ORs this signal with CPU DBG. Used in multiprocessor
configuration as the fourth CPU DBG.
Data bus low input and output. DL0 is the MSB. DL31 is the LSB.
Data bus high input and output. DH0 is the MSB. DH31 is the LSB.
Data bus busy. Used as input when processor is master, driven as an output after
a qualified L2 DBG when MPC2605 is the bus master. Note: To operate in Fast
L2 mode, this pin must be tied high.
Data bus parity input and output.
Flush done I/O used for communication between other MPC2605 devices. Must
be tied together between all MPC2605 parts along with a pullup resistor.
Global transaction. Always negated when MPC2604 is bus master.
Hard reset input from processor bus. This is an asynchronous input that must be
low for at least 16 clock cycles to ensure the MPC2605 is properly reset. For
proper initialization, TRST must be asserted before HRESET is asserted.
Bus grant input from arbiter.
Bus request I/O. Normally used as an output.
Secondary cache inhibit sampled, after assertion of TS. Assertion prevents
linefill.
L2 cache claim output. Used to claim the bus for processor initiated memory
operations that hit the L2 cache. L2 CLAIM goes true (low) before the rising edge
of CLK following TS true. Because this output is not always driven, a pullup
resistor may be necessary to ensure proper system functioning.
Data bus grant input. Comes from system arbiter, used to start data tenure for
bus operations where MPC2605 is the bus master.
Causes cache to write back dirty lines and clears all tag valid bits.
Prevents line fills on misses when asserted.
Invalidates all tags and holds cache in a reset condition.
Cache disable. When asserted, the MPC2605 will not respond to signals on the
local bus and internal states do not change.
Provides low power mode. Prevents address and data transitions into the RAM
array. MPC2605 becomes active 4 s after deassertion. Clock must be externally
disabled.
Soft reset input from processor bus.
Transfer acknowledge status I/O from processor bus.
Transfer burst status I/O from processor bus. Used to distinguish between
burstable and non–burstable memory operations.
Test clock input for IEEE 1149.1 boundary scan (JTAG).
Test data input for IEEE 1149.1 boundary scan (JTAG).
Test data output for IEEE 1149.1 boundary scan (JTAG).
Transfer error acknowledge status input from processor bus.
Test mode select for IEEE 1149.1 boundary scan (JTAG).
Description
MOTOROLA