mc68ec020 Freescale Semiconductor, Inc, mc68ec020 Datasheet - Page 137
![no-image](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_sml.jpg)
mc68ec020
Manufacturer Part Number
mc68ec020
Description
Microprocessors
Manufacturer
Freescale Semiconductor, Inc
Datasheet
1.MC68EC020.pdf
(306 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
mc68ec020AA16
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68ec020AA16
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
mc68ec020AA25
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mc68ec020AA25R
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mc68ec020FG25
Manufacturer:
FREESCALE
Quantity:
8 831
Company:
Part Number:
mc68ec020FG25
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68ec020FG25
Manufacturer:
MOTOROL
Quantity:
20 000
Company:
Part Number:
mc68ec020RP16
Manufacturer:
PHILIPS
Quantity:
49
Part Number:
mc68ec020RP16
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
mc68ec020RP25
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Priority level 7, the nonmaskable interrupt, is a special case. Level 7 interrupts cannot be
masked by the interrupt priority mask, and they are transition sensitive. The processor
recognizes an interrupt request each time the external interrupt request level changes
from some lower level to level 7, regardless of the value in the mask. Figure 6-3 shows
two examples of interrupt recognitions, one for level 6 and one for level 7. When the
MC68020/EC020 processes a level 6 interrupt, the interrupt priority mask is automatically
updated with a value of 6 before entering the handler routine so that subsequent level 6
interrupts are masked. Provided no instruction that lowers the mask value is executed, the
6-12
*
A—Asserted
N—Negated
Indicates that no interrupt is requested.
Interrupt Level
Requested
*
0
1
2
3
4
5
6
7
IPEND is not implemented in the MC68EC020.
*
Table 6-3. Interrupt Levels and Mask Values
OTHERWISE
Figure 6-2. Interrupt Pending Procedure
IPL2
N
N
N
N
A
A
A
A
Control Line Status
M68020 USER’S MANUAL
OR TRANSITION ON LEVEL 7
(MC68020 ASSERTS IPEND )
INTERRUPT LEVEL
SAMPLE AND SYNCH
INTERRUPT PENDING
IPL1
N
N
A
A
N
N
A
A
IPL2–IPL0
RESET
WITH STATUS REGISTER MASK)
(COMPARE INTERRUPT LEVEL
IPL0
N
A
N
A
N
A
N
A
I2–I0,
*
Required for Recognition
Interrupt Mask Value
N/A
1–0
2–0
3–0
4–0
5–0
7–0
0
*
MOTOROLA