ade7953 Analog Devices, Inc., ade7953 Datasheet - Page 54

no-image

ade7953

Manufacturer Part Number
ade7953
Description
Single Phase, Multifunction Metering Ic With Neutral Current Measurement Ade7953
Manufacturer
Analog Devices, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ade7953ACPZ
Manufacturer:
Samsung
Quantity:
7 040
Part Number:
ade7953ACPZ
Manufacturer:
ADI
Quantity:
207
Part Number:
ade7953ACPZ
Manufacturer:
ADI
Quantity:
1 263
Part Number:
ade7953ACPZ
Manufacturer:
AD
Quantity:
1 960
Part Number:
ade7953ACPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
ade7953ACPZ
Quantity:
15 000
Company:
Part Number:
ade7953ACPZ
Quantity:
44
Part Number:
ade7953ACPZ-RL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADE7953
UART INTERFACE
The ADE7953 provides a simple universal asynchronous
receiver/transmitter (UART) interface that allows all the functions
of the ADE7953 to be accessed using only two single-direction
pins. The UART interface allows an isolated communication
interface to be achieved using only two low cost opto-isolators.
The UART interface operates at a fixed baud rate of 4800 bps
and is therefore suitable for low speed designs.
The UART interface on the ADE7953 is accessed via the Tx pin
(Pin 26), which transmits data from the ADE7953, and the Rx
pin (Pin 27), which receives data from the microcontroller. A
simple master/slave topology is implemented on the UART inter-
face with the ADE7953 acting as the slave. All communication
is initiated by the sending of a valid frame by the master (the
microcontroller) to the slave (the ADE7953). The format of the
frame is shown in Figure 72.
As shown in Figure 72, each frame consists of 10 bits. Each bit is
sent at a bit rate of 4800 bps, resulting in a frame time of 2.08 ms
((1/4800) × 10). A wait period of 6 ms should be added from
when the UART communication mode is established using the
CS and SCLK pins to when the first frame is sent. A minimum
wait of 0.2 ms should be included between frames. All frame
data is sent LSB first.
Communication via the UART interface is initiated by the
master sending a packet of three frames (see Table 10).
SCLK
t
t
1
2
CS
Rx
= FRAME DELAY: 0.2ms (MIN), 4ms (MAX)
= PACKET DELAY: 6ms (MIN)
t
2
Figure 72. UART Frame
Rev. 0 | Page 54 of 68
FRAME
Table 10. Frames in the UART Packet
Frame
F1
F2
F3
F1 determines whether the communication is a read or a write
operation, and the following two frames (F2 and F3) select the
register that is to be accessed. Each frame consists of eight data
bits, as shown in Figure 72. A read is issued by writing the value
0x35 to F1, and a write is issued by writing the value 0xCA to
F1. Any other value is interpreted as invalid and results in an
unsuccessful communication with the ADE7953. The address
bytes are sent MSB first; therefore, F2 contains the most
significant portion of the address, and F3 contains the least
significant portion of the address. The bits within each address
frame are sent LSB first.
The ADE7953 UART interface uses two timeouts, t
synchronize the communication and to prevent the communi-
cation from halting. The first timeout, t
delay and is fixed at 4 ms max. The second timeout, t
packet-to-packet delay and is fixed at 6 ms min. These two
timeouts act as a reset for the UART function. More informa-
tion about how the timeouts are implemented is provided in
the UART Read section and the UART Write section.
Verification of a successful UART communication can be
achieved by implementing a write/read/verify sequence in the
microcontroller. Successful communications are also recorded
in the LAST_ADD, LAST_RWDATA, and LAST_OP registers,
as described in the Communication Verification section.
t
1
Function
Read/write
Address MSB
Address LSB
1
, is the frame-to-frame
1
and t
2
, is the
2
, to

Related parts for ade7953