dsp56853 Freescale Semiconductor, Inc, dsp56853 Datasheet - Page 18

no-image

dsp56853

Manufacturer Part Number
dsp56853
Description
16-bit Digital Signal Controllers
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
dsp56853FGE
Manufacturer:
Freescale
Quantity:
206
Part Number:
dsp56853FGE
Manufacturer:
MOTOLOLA
Quantity:
490
Part Number:
dsp56853FGE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
18
Pin No.
Table 3-1. 56853 Signal and Package Information for the 128-pin LQFP (Continued)
16
17
35
34
65
66
94
95
Signal Name
GPIOH1
GPIOH2
GPIOE0
GPIOE1
GPIOE2
GPIOE3
RESET
MODB
MODC
RSTO
RXD0
RXD1
TXD0
TXD1
Input/Output
Input/Output
Input/Output
Input/Output
Input/Output
Input/Output
Output(Z)
Output(Z)
Output
Type
Input
Input
Input
Input
Input
56853 Technical Data, Rev. 6
Mode Select (MODB)—During the bootstrap process MODB selects
one of the eight bootstrap modes.
Port H GPIO (1)—This pin is a General Purpose I/O (GPIO) pin after
the bootstrap process has completed.
Mode Select (MODC)—During the bootstrap process MODC selects
one of the eight bootstrap modes.
Port H GPIO (2)—This pin is a General Purpose I/O (GPIO) pin after
the bootstrap process has completed.
Reset (RESET)—This input is a direct hardware reset on the
processor. When RESET is asserted low, the device is initialized and
placed in the Reset state. A Schmitt trigger input is used for noise
immunity. When the RESET pin is deasserted, the initial chip
operating mode is latched from the MODA, MODB, and MODC pins.
To ensure complete hardware reset, RESET and TRST should be
asserted together. The only exception occurs in a debugging
environment when a hardware reset is required and it is necessary
not to reset the JTAG/Enhanced OnCE module. In this case, assert
RESET, but do not assert TRST.
Reset Output (RSTO)—This output is asserted on any reset
condition (external reset, low voltage, software or COP).
Serial Receive Data 0 (RXD0)—This input receives byte-oriented
serial data and transfers it to the SCI 0 receive shift register.
Port E GPIO (0)—This pin is a General Purpose I/O (GPIO) pin that
can individually be programmed as input or output pin.
Serial Transmit Data 0 (TXD0)—This signal transmits data from the
SCI 0 transmit data register.
Port E GPIO (1)—This pin is a General Purpose I/O (GPIO) pin that
can individually be programmed as input or output pin.
Serial Receive Data 1 (RXD1)—This input receives byte-oriented
serial data and transfers it to the SCI 1 receive shift register.
Port E GPIO (2)—This pin is a General Purpose I/O (GPIO) pin that
can individually be programmed as input or output pin.
Serial Transmit Data 1 (TXD1)—This signal transmits data from the
SCI 1 transmit data register.
Port E GPIO (3)—This pin is a General Purpose I/O (GPIO) pin that
can individually be programmed as input or output pin.
Description
Freescale Semiconductor

Related parts for dsp56853