adsp-2191m Analog Devices, Inc., adsp-2191m Datasheet - Page 33

no-image

adsp-2191m

Manufacturer Part Number
adsp-2191m
Description
Dsp Microcomputer
Manufacturer
Analog Devices, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADSP-2191M
Manufacturer:
ST
0
Part Number:
adsp-2191mBCA-140
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
adsp-2191mBCAZ-140
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
adsp-2191mBST-140
Manufacturer:
AD
Quantity:
1 831
Part Number:
adsp-2191mBST-140
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
adsp-2191mBSTZ-140
Manufacturer:
MAXIM
Quantity:
101
Part Number:
adsp-2191mBSTZ-140
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
adsp-2191mKCA-160
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
adsp-2191mKCA-160
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
adsp-2191mKCAZ-160
Manufacturer:
ADI
Quantity:
166
Part Number:
adsp-2191mKSTZ-160
Manufacturer:
AD
Quantity:
1 000
Part Number:
adsp-2191mKSTZ-160
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Serial Ports
Table 19
operations, while
Frame Sync operations.
Table 19. Serial Ports
1
2
3
4
5
6
7
REV. A
Parameter
External Clock Timing Requirements
t
t
t
t
t
t
Internal Clock Timing Requirements
t
t
t
t
External or Internal Clock Switching Characteristics
t
t
External Clock Switching Characteristics
t
t
Internal Clock Switching Characteristics
t
t
t
Enable and Three-State
t
t
t
t
External Late Frame Sync Switching Characteristics
t
t
To determine whether communication is possible between two devices at clock speed n, the following specifications must be confirmed: 1) frame sync delay
Word selected timing for I
Referenced to sample edge.
Referenced to drive edge.
Only applies to SPORT0/1.
MCE=1, TFS enable, and TFS valid follow t
If external RFSD/TFS setup to RCLK/TCLK>0.5t
SFSE
HFSE
SDRE
HDRE
SCLKW
SCLK
SFSI
HFSI
SDRI
HDRI
DFSE
HOFSE
DDTE
HDTE
DDTI
HDTI
SCLKIW
DTENE
DDTTE
DTENI
DDTTI
DDTLFSE
DTENLFSE
and frame sync setup-and-hold, 2) data delay and data setup-and-hold, and 3) SCLK width.
and
Figure 18
TFS/RFS Setup Before TCLK/RCLK
TFS/RFS Hold After TCLK/RCLK
Receive Data Setup Before RCLK
Receive Data Hold After RCLK
TCLK/RCLK Width
TCLK/RCLK Period
TFS Setup Before TCLK
TFS/RFS Hold After TCLK/RCLK
Receive Data Setup Before RCLK
Receive Data Hold After RCLK
TFS/RFS Delay After TCLK/RCLK (Internally
Generated FS)
TFS/RFS Hold After TCLK/RCLK (Internally
Generated FS)
Transmit Data Delay After TCLK
Transmit Data Hold After TCLK
Transmit Data Delay After TCLK
Transmit Data Hold After TCLK
TCLK/RCLK Width
Data Enable from External TCLK
Data Disable from External TCLK
Data Enable from Internal TCLK
Data Disable from External TCLK
Data Delay from Late External TFS with MCE=1, MFD=0
Data Enable from Late FS or MCE=1, MFD=0
Figure 19
2
describe SPORT transmit and receive
S mode is the same as TFS/RFS timing (normal framing only).
1, 2
5
Switching Characteristics
and
Figure 20
4
4
DDTENFS
describe SPORT
4
LSCK
; RFS Setup Before RCLK
and t
, t
3
3
DDTLSCK
4
4
DDTLFSE
4
3
3
4
4
4
4
4
3
3
3
and t
.
–33–
DTENLSCK
6, 7
3
apply; otherwise t
6, 7
Min
4
4
1.5
4
0.5t
2t
4
3
2
5
3
4
4
0.5t
0
0
3.5
HCLK
DDTLFSE
HCLK
HCLK
–1
–3.5
and t
DTENLFS
ADSP-2191M
Max
14
13.4
13.4
0.5t
12.1
13
13
12
10.5
HCLK
apply.
+2.5
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for adsp-2191m