pca9564 NXP Semiconductors, pca9564 Datasheet

no-image

pca9564

Manufacturer Part Number
pca9564
Description
Parallel Bus To I2c-bus Controller
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PCA9564
Manufacturer:
ON
Quantity:
4 143
Part Number:
PCA9564
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
pca9564BS
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
pca9564BS
Quantity:
6 500
Part Number:
pca9564BS,118
Manufacturer:
Exar
Quantity:
68
Part Number:
pca9564D
Manufacturer:
NXP
Quantity:
1 514
Part Number:
pca9564D
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
pca9564D
Quantity:
500
Part Number:
pca9564D,118
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pca9564DЈ¬112
Manufacturer:
NXP
Quantity:
367
Part Number:
pca9564PW
Manufacturer:
PHILIPS
Quantity:
2 712
Part Number:
pca9564PW
Manufacturer:
ALTERA
0
Part Number:
pca9564PW
Manufacturer:
NXP
Quantity:
20 000
Company:
Part Number:
pca9564PW
Quantity:
2 500
Company:
Part Number:
pca9564PW
Quantity:
1 500
Company:
Part Number:
pca9564PW
Quantity:
21
Philips
Semiconductors
Product data sheet
Supersedes data of 2004 Jun 25
PCA9564
Parallel bus to I
INTEGRATED CIRCUITS
2
C-bus controller
2006 Sep 01

Related parts for pca9564

pca9564 Summary of contents

Page 1

... PCA9564 Parallel bus to I Product data sheet Supersedes data of 2004 Jun 25 Philips Semiconductors INTEGRATED CIRCUITS 2 C-bus controller 2006 Sep 01 ...

Page 2

... I the parallel bus system to communicate bi-directionally with the 2 I C-bus. The PCA9564 can operate as a master or a slave and can be a transmitter or receiver. Communication with the I carried out on a byte-wise basis using interrupt or polled handshake. 2 The PCA9564 controls all the I C-bus specific sequences, protocol, arbitration and timing with no external timing element required ...

Page 3

... Reset: A LOW level clears internal registers resets the I 2 I/O I C-bus serial clock input/output (open-drain). 2 I/O I C-bus serial data input/output (open-drain). Pwr Power Supply: 2.3 to 3.6 V pin and exposed center pad Product data sheet PCA9564 SCL 1 15 RESET 2 14 INT 3 TOP VIEW ...

Page 4

... I2CSTA – STATUS REGISTER – READ ONLY AA ENSIO STA STO SI CR2 I2CCON – CONTROL REGISTER – READ/WRITE CR0 CR1 INTERRUPT CONTROL CR2 INT RESET CONTROL SIGNALS Figure 1. Block diagram 4 Product data sheet PCA9564 SD1 SD0 0 1 TO1 TO0 0 0 BIT1 BIT0 1 0 ST1 ST0 0 0 ...

Page 5

... ENSIO = “1”: When ENSIO is “1”, SIO is enabled. After the ENSIO bit is set, it takes 500 s for the internal oscillator to start up, therefore, the PCA9564 will enter either the master or the slave mode after this time. ENSIO should not be used to temporarily 5 ...

Page 6

... Philips Semiconductors 2 Parallel bus to I C-bus controller 2 release the PCA9564 from the I C-bus since, when ENSIO is reset, 2 the I C-bus status is lost. The AA flag should be used instead (see description of the AA flag in the following text). In the following text assumed that ENSIO = “1”. ...

Page 7

... While AA is reset, SIO does not respond to its own slave address. 2 However, the I C-bus is still monitored and address recognition may be resumed at any time by setting AA. This means that the AA bit may be used to temporarily isolate SIO from the I 7 Product data sheet PCA9564 ...

Page 8

... OTHER MST A CONTINUES TO CORRESPONDING STATES IN 68H SLAVE RECEIVER MODE TO CORRESPONDING STATES IN B0H SLAVE TRANSMITTER MODE 8 Product data sheet PCA9564 Ç Ç Ç Ç Ç Ç 28H F8 Ç Ç Ç Ç Ç Ç Ç Ç Ç Ç Ç Ç Ç Ç S SLA W Ç ...

Page 9

... SLAVE RECEIVER MODE TO CORRESPONDING STATES IN B0H SLAVE TRANSMITTER MODE 2 C BUS. SEE TABLE 3. 9 Product data sheet PCA9564 Ç Ç Ç Ç Ç Ç Ç Ç Ç Ç Ç Ç 58H F8H Ç Ç Ç Ç Ç Ç Ç ...

Page 10

... B8H A8H A B0H LAST DATA BYTE TRANSMITTED. SWITCHED TO NOT ADDRESSED SLAVE (AA BIT IN I2CCON = “0” BUS. SEE TABLE 5. 10 Product data sheet PCA9564 Ç Ç Ç Ç Ç Ç A DATA SLA Ç Ç Ç Ç Ç Ç 80H ...

Page 11

... STOP condition followed by a START condition will be transmitted; STO flag will be reset C-bus will be released; not addressed slave will be entered START condition will be transmitted when the bus becomes free (STOP or SCL and SDA high) 11 Product data sheet PCA9564 ...

Page 12

... STO flag will be reset STOP condition followed by a START condition will be transmitted; STO flag will be reset C-bus will be released; not addressed slave will be entered START condition will be transmitted when the bus becomes free 12 Product data sheet PCA9564 ...

Page 13

... Switched to not addressed SLV mode; no recognition of own SLA. A START condition will be transmitted when the bus becomes free Switched to not addressed SLV mode; Own SLA will be recognized. A START condition will be transmitted when the bus becomes free. 13 Product data sheet PCA9564 ...

Page 14

... Go into master mode; send START recognition of own SLA Will recognize own SLA Reset SIO (Requires reset to return to state F8H) Reset SIO (Requires reset to return to state F8H) Reset SIO (Requires reset to return to state F8H) 14 Product data sheet PCA9564 ...

Page 15

... START condition. BOTH MASTERS CONTINUE DATA A S WITH SLA TRANSMISSION 28H OTHER MASTER SENDS REPEATED START CONDITION EARLIER 15 Product data sheet PCA9564 START ONDITIONS FROM WO ASTERS L A OSS OF RBITRATION I ...

Page 16

... Table 6. The microcontroller must send an external reset signal to reset the SIO Product data sheet PCA9564 SU00976 8 9 STOP START CONDITION CONDITION su01663 ...

Page 17

... Philips Semiconductors 2 Parallel bus to I C-bus controller 2 I C-BUS TIMING DIAGRAMS The diagrams (Figures 9 to 12) illustrate typical timing diagrams for the PCA9564 in master/slave functions. SCL SDA INT 7-bit address interrupt R ACK START condition from slave receiver Master PCA9564 writes data to slave transmitter. ...

Page 18

... Figure 11. Bus timing diagram; slave transmitter mode SCL SDA INT 7-bit address interrupt R START ACK condition from slave PCA9564 Slave PCA9564 is written to by external master transmitter. Figure 12. Bus timing diagram; slave receiver mode 2006 Sep 01 first-byte nbyte interrupt ACK no ACK from master receiver first-byte ...

Page 19

... Philips Semiconductors 2 Parallel bus to I C-bus controller V DD ADDRESS BUS DECODER ALE 80C51 V SS 2006 Sep PCA9564 CE SCL 8 D[0:7] RD SDA INT RESET V SS Figure 13. Application diagram using the 80C51 19 Product data sheet PCA9564 V DD SLAVE INT RESET V DD SD00705 ...

Page 20

... PC board. 2 ADD I C-BUS PORT As shown in Figure 14, the PCA9564 converts 8-bits of parallel data 2 into a multiple master capable I C port for microcontrollers, microprocessors, custom ASICs, DSPs, etc., that need to interface ...

Page 21

... V or 3.6 V –1 I Input/output 5.5 V – 0 — 0 3.6 V – — Product data sheet PCA9564 MAX UNIT 4 6 300 +85 C +150 C TYP MAX UNIT — 3.6 V 0.1 3.0 A — 6.0 mA 1.8 2.2 V — ...

Page 22

... Figure 18. Definition of timing with an input voltage STANDARD-MODE I MIN 0 4.7 4.0 4.7 4.0 0 — — — 250 4.7 4.0 — — — 22 Product data sheet PCA9564 BUF SP t SU;STO P S SU01755 = 2.5 V 0.2 V and 3 FAST-MODE 2 2 C-BUS I C-BUS UNITS MAX MIN MAX ...

Page 23

... WR D0–D7 (WRITE) 2006 Sep 01 ACK OR READ CYCLE 50% Figure 19. Reset timing RWD NOT VALID FLOAT VALID t RWD VALID Figure 20. Bus timing 23 Product data sheet PCA9564 t RES 50% t WRES t RES 50% LED OFF SW02107 SD00711 ...

Page 24

... Upon reset, the full delay will be the sum of t 2006 Sep PARAMETER = 500 , except open drain outputs. Test conditions for open drain outputs: C and the RC time constant of the SDA and SCL bus. RES 24 Product data sheet PCA9564 LIMITS Min Max UNIT 10 — ns 250 — ...

Page 25

... Upon reset, the full delay will be the sum of t 2006 Sep PARAMETER = 500 , except open drain outputs. Test conditions for open drain outputs: C and the RC time constant of the SDA and SCL bus. RES 25 Product data sheet PCA9564 LIMITS Min Max UNIT 10 — ns 250 — ...

Page 26

... Load resistor Load capacitance includes jig and probe capacitance Termination resistance should be equal to the output T impedance Z of the pulse generators. O Figure 22. Test circuitry for switching times 26 Product data sheet PCA9564 OUTPUTS ENABLED SW02113 6.0 V Open = 500 L = 500 L SW02114 ...

Page 27

... Philips Semiconductors 2 Parallel bus to I C-bus controller DIP20: plastic dual in-line package; 20 leads (300 mil) 2006 Sep 01 27 Product data sheet PCA9564 SOT146-1 ...

Page 28

... Philips Semiconductors 2 Parallel bus to I C-bus controller SO20: plastic small outline package; 20 leads; body width 7.5 mm 2006 Sep 01 28 Product data sheet PCA9564 SOT163-1 ...

Page 29

... Philips Semiconductors 2 Parallel bus to I C-bus controller TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm 2006 Sep 01 29 Product data sheet PCA9564 SOT360-1 ...

Page 30

... Philips Semiconductors 2 Parallel bus to I C-bus controller HVQFN20: plastic thermal enhanced very thin quad flat package; no leads; 20 terminals; body 0.85 mm 2006 Sep 01 30 Product data sheet PCA9564 SOT662-1 ...

Page 31

... Product data sheet. Supersedes data of 2004 Jun 25 (9397 750 13272). Ordering information table on page 2: added whole wafer package option (PCA9564U). Pin description table on page 3: added table note 1 and its reference at HVQFN pin 7 (V Section “The Control Register, I2CCON” on page 5: 3rd sentence re-written. ...

Page 32

... Please be aware that important notices concerning this document and the product(s) described herein, have been included in section ‘Legal information’. Koninklijke Philips Electronics N.V. 2006. For more information, please visit http://www.semiconductors.philips.com. For sales office addresses, email to: sales.addresses@www.semiconductors.philips.com. 32 Product data sheet PCA9564 All rights reserved. Date of release: 20060901 Document identifier: PCA9564_4 ...

Related keywords