m41t00aud STMicroelectronics, m41t00aud Datasheet - Page 13
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
m41t00aud
Manufacturer Part Number
m41t00aud
Description
Serial Real-time Clock With Audio
Manufacturer
STMicroelectronics
Datasheet
1.M41T00AUD.pdf
(44 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
m41t00audD1F
Manufacturer:
LT
Quantity:
996
Part Number:
m41t00audD1F
Manufacturer:
ST
Quantity:
20 000
4.2
4.3
Characteristics
Table 3.
1. Valid for ambient operating temperature: T
2. Transmitter must internally provide a hold time to bridge the undefined region (300ns max) of the falling
READ mode
In this mode, the master reads the M41T00AUD slave after setting the slave address (see
Figure
word (register) address An is written to the on-chip address pointer. Next the START
condition and slave address are repeated, followed by the READ mode control bit (R/W =
1). At this point, the master transmitter becomes the master receiver. The data byte which
was addressed will be transmitted and the master receiver will send an acknowledge bit to
the slave transmitter. The address pointer is only incremented on reception of an
acknowledge bit. The device slave transmitter will now place the data byte at address An+1
on the bus. The master receiver reads and acknowledges the new byte and the address
pointer is incremented to An+2.
This cycle of reading consecutive addresses will continue until the master receiver sends a
STOP condition to the slave transmitter.
An alternate READ mode may also be implemented, whereby the master reads the
M41T00AUD slave without first writing to the (volatile) address pointer. The first address
that is read is the last one stored in the pointer (see
t
Symbol
SU:DAT
t
t
t
t
SU:STO
HD:STA
SU:STA
HD:DAT
edge of SCL.
t
t
t
f
HIGH
LOW
SCL
BUF
t
t
R
F
8). Following the WRITE mode control bit (R/W = 0) and the acknowledge bit, the
(2)
SCL clock frequency
Clock Low period
Clock High period
SDA and SCL Rise time
SDA and SCL Fall time
START condition Hold time
(after this period the first clock pulse is generated)
START condition Setup time
(only relevant for a repeated start condition)
Data Setup time
Data Hold time
STOP condition Setup time
Time the bus must be free before a new
transmission can start
AC characteristics
Parameter
A
= 0 to 70°C; V
(1)
CC
Figure
= 3.0 to 3.6V (except where noted).
10).
Min
600
600
600
100
600
1.3
1.3
0
0
Typ
Max
400
300
300
Units
kHz
13/44
µs
ns
ns
ns
ns
ns
ns
µs
ns
µs