pcf2129a NXP Semiconductors, pcf2129a Datasheet - Page 40

no-image

pcf2129a

Manufacturer Part Number
pcf2129a
Description
Integrated Rtc, Tcxo And Quartz Crystal
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pcf2129aT
Manufacturer:
NXP
Quantity:
3
Part Number:
pcf2129aT
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pcf2129aT/1
Manufacturer:
NXP
Quantity:
12 246
Part Number:
pcf2129aT/1,518
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pcf2129aT/1Ј¬512
Manufacturer:
PH3
Quantity:
3 040
Part Number:
pcf2129aT/2
0
Part Number:
pcf2129aT/2,518
Manufacturer:
NXP
Quantity:
100
Part Number:
pcf2129aT/2,518
Manufacturer:
NXP
Quantity:
30
Part Number:
pcf2129aT/2,518
Manufacturer:
NXP
Quantity:
250
Part Number:
pcf2129aT/2,518
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
PCF2129A_1
Product data sheet
8.12.4 Alarm interrupts
8.12.5 Timestamp interrupts
8.12.6 Battery switch-over interrupts
8.12.7 Battery low detection interrupts
The interrupt is cleared when the flag WDTF is reset. WDTF is a read only bit and cannot
be cleared by using the interface. Instructions for clearing it can be found in
Section
Generation of interrupts from the alarm function is controlled via the bit AIE (register
Control_2). If AIE is enabled, the INT pin will follow the status of bit AF (register
Control_2). Clearing AF will immediately clear INT. No pulse generation is possible for
alarm interrupts.
Interrupt generation from the timestamp function is controlled using the TSIE bit (register
Control_2). If TSIE is enabled the INT pin follows the status of the flags TSFx. Clearing
the flags TSFx immediately clears INT. No pulse generation is possible for timestamp
interrupts.
Generation of interrupts from the battery switch-over is controlled via the BIE bit (register
Control_3). If BIE is enabled, the INT pin follows the status of bit BF (register Control_3).
Clearing BF immediately clears INT. No pulse generation is possible for battery
switch-over interrupts.
Generation of interrupts from the battery low detection is controlled via the BLIE bit
(register Control_3). If BLIE is enabled the INT pin will follow the status of bit BLF (register
Control_3). The interrupt is cleared when the battery is replaced (BLF is logic 0) or when
bit BLIE is disabled (BLIE is logic 0). BLF is read only and therefore cannot be cleared via
the interface.
Fig 23. AF timing diagram
8.10.5.
Example where only the minute alarm is used and no other interrupts are enabled.
minute counter
minute alarm
instruction
Rev. 01 — 13 January 2010
SCL
INT
AF
44
45
45
CLEAR INSTRUCTION
Integrated RTC, TCXO and quartz crystal
8th clock
PCF2129A
001aaf910
© NXP B.V. 2010. All rights reserved.
40 of 68

Related parts for pcf2129a