m74hc573 STMicroelectronics, m74hc573 Datasheet

no-image

m74hc573

Manufacturer Part Number
m74hc573
Description
Octal D-type Latch With 3 State Output Hc563 Inverting - Hc573 Non Inverting
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
m74hc573B1
Manufacturer:
ST
0
Part Number:
m74hc573B1R
Manufacturer:
ST
0
Part Number:
m74hc573M
Manufacturer:
ST
0
Part Number:
m74hc573M13TR
Manufacturer:
ST
0
Part Number:
m74hc573M1R
Manufacturer:
NXP
Quantity:
4 282
Part Number:
m74hc573M1R
Manufacturer:
ST
0
Part Number:
m74hc573RM13TR
Manufacturer:
PIONEER
Quantity:
560
DESCRIPTION
The M74HC573 is an high speed CMOS OCTAL
LATCH WITH 3-STATE OUTPUTS fabricated
with silicon gate C
This 8-BIT D-Type latches is controlled by a latch
enable input (LE) and output enable input (OE).
While the LE input is held at a high level, the Q
outputs will follow the data input precisely. When
LE is taken low, the Q outputs will be latched
precisely at the logic level of D input data.
PIN CONNECTION AND IEC LOGIC SYMBOLS
July 2001
HIGH SPEED:
t
LOW POWER DISSIPATION:
I
HIGH NOISE IMMUNITY:
V
SYMMETRICAL OUTPUT IMPEDANCE:
|I
BALANCED PROPAGATION DELAYS:
t
WIDE OPERATING VOLTAGE RANGE:
V
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 573
PD
CC
PLH
OH
NIH
CC
= 13ns (TYP.) at V
= 4 A(MAX.) at T
| = I
(OPR) = 2V to 6V
= V
t
PHL
OL
NIL
= 6mA (MIN)
= 28 % V
2
MOS technology.
A
CC
CC
=25°C
(MIN.)
= 6V
WITH 3 STATE OUTPUT NON INVERTING
ORDER CODES
While the OE input is at low level, the eight outputs
will be in a normal logic state (high or low logic
level) and while is at high level the outputs will be
in a high impedance state.
The 3-State output configuration and the wide
choice of outline make bus organized system
simple.
All inputs are equipped with protection circuits
against static discharge and transient excess
voltage.
PACKAGE
TSSOP
SOP
DIP
DIP
OCTAL D-TYPE LATCH
M74HC573M1R
M74HC573B1R
TUBE
SOP
M74HC573
M74HC573RM13TR
M74HC573TTR
T & R
TSSOP
1/12

Related parts for m74hc573

m74hc573 Summary of contents

Page 1

... V (OPR PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 573 DESCRIPTION The M74HC573 is an high speed CMOS OCTAL LATCH WITH 3-STATE OUTPUTS fabricated 2 with silicon gate C MOS technology. This 8-BIT D-Type latches is controlled by a latch enable input (LE) and output enable input (OE). ...

Page 2

... M74HC573 INPUT AND OUTPUT EQUIVALENT CIRCUIT TRUTH TABLE Don’t Care Z: High Impedance (*): Q Outputs are latched at the time when the LE input is taken low logic level. LOGIC DIAGRAM 2/12 PIN DESCRIPTION PIN 12, 13, 14, 15, 16, 17, ...

Page 3

... Supply Voltage CC V Input Voltage I V Output Voltage O T Operating Temperature op Input Rise and Fall Time Parameter Parameter 6.0V CC M74HC573 Value Unit - 500(*) mW -65 to +150 °C 300 °C ...

Page 4

... M74HC573 DC SPECIFICATIONS Symbol Parameter V CC (V) V High Level Input 2.0 IH Voltage 4.5 6.0 V Low Level Input 2.0 IL Voltage 4.5 6.0 V High Level Output 2.0 OH Voltage 4.5 6.0 4.5 6.0 V Low Level Output 2.0 OL Voltage 4.5 6.0 4.5 6.0 I Input Leakage I 6.0 Current I High Impedance OZ Output Leakage 6.0 Current I Quiescent Supply CC 6.0 Current 4/12 Test Condition T = 25° Min. Typ. 1.5 3.15 4 ...

Page 5

... 150 M74HC573 Value -40 to 85°C -55 to 125° C Unit Max. Min. Max. Min. Max 115 145 175 155 195 ...

Page 6

... M74HC573 CAPACITIVE CHARACTERISTICS Symbol Parameter V CC (V) C Input Capacitance IN Output C OUT Capacitance C Power Dissipation PD Capacitance (note defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without PD load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. I ...

Page 7

... WAVEFORM PROPAGATION DELAYS, LE MINIMUM PULSE WIDTH SETUP AND HOLD TIMES (f=1MHz; 50% duty cycle) WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIMES (f=1MHz; 50% duty cycle) M74HC573 7/12 ...

Page 8

... M74HC573 WAVEFORM 3: PROPAGATION DELAY TIMES (f=1MHz; 50% duty cycle) 8/12 ...

Page 9

... Plastic DIP-20 (0.25) MECHANICAL DATA mm. DIM. MIN. TYP a1 0.254 B 1.39 b 0. 8.5 e 2.54 e3 22. 3.3 Z inch MAX. MIN. TYP. 0.010 1.65 0.055 0.018 0.010 25.4 0.335 0.100 0.900 7.1 3.93 0.130 1.34 M74HC573 MAX. 0.065 1.000 0.280 0.155 0.053 P001J 9/12 ...

Page 10

... M74HC573 DIM. MIN 0 0. 12.60 E 10. 7. 10/12 SO-20 MECHANICAL DATA mm. TYP MAX. MIN. 2.65 0.2 0.004 2.45 0.49 0.014 0.32 0.009 0.5 45° ( typ.) 13.00 0.496 10.65 0.393 1.27 11.43 7.60 0.291 1.27 0.020 0.75 8° (max.) inch TYP. MAX. 0.104 0.008 0.096 0.019 0.012 0.020 0.512 0.419 0.050 0.450 0.300 0.050 ...

Page 11

... A1 PIN 1 IDENTIFICATION 1 MAX. MIN. 1.2 0.15 0.002 1 1.05 0.031 0.30 0.007 0.20 0.004 6.6 0.252 6.6 0.244 4.48 0.169 8° 0° 0.75 0.018 M74HC573 inch TYP. MAX. 0.047 0.004 0.006 0.039 0.041 0.012 0.0089 0.256 0.260 0.252 0.260 0.173 0.176 0.0256 BSC 8° 0.024 0.030 0087225C 11/12 ...

Page 12

... M74HC573 Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice ...

Related keywords