hcf4510b STMicroelectronics, hcf4510b Datasheet

no-image

hcf4510b

Manufacturer Part Number
hcf4510b
Description
Presettable Up/down Counters
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
hcf4510bE
Manufacturer:
SGS
Quantity:
6 225
Part Number:
hcf4510bE
Manufacturer:
ST
0
Part Number:
hcf4510bEY
Manufacturer:
NXP
Quantity:
340
Part Number:
hcf4510bEY
Manufacturer:
ST
0
DESCRIPTION
HCF4510B is a monolithic integrated circuit
fabricated
technology available in DIP package.
It
COUNTER
clocked D-type flip-flops (with a gating structure to
provide T-type flip-flop capability) connected as a
counter. This counter can be cleared by a high
level on the RESET line, and can be preset to any
binary number present on the jam inputs by a high
level on the PRESET ENABLE line. This device
will count out of non-BCD counter states in a
maximum of two clock pulses in the up mode and
PIN CONNECTION
September 2002
MEDIUM SPEED OPERATION :
8 MHz (Typ.) at 10V
SYNCHRONOUS INTERNAL CARRY
PROPAGATION
RESET AND PRESET CAPABILITY
STANDARDIZED SYMMETRICAL OUTPUT
CHARACTERISTICS
QUIESCENT CURRENT SPECIF. UP TO 20V
5V, 10V AND 15V PARAMETRIC RATINGS
INPUT LEAKAGE CURRENT
I
100% TESTED FOR QUIESCENT CURRENT
MEETS ALL REQUIREMENTS OF JEDEC
JESD13B "STANDARD SPECIFICATIONS
FOR DESCRIPTION OF B SERIES CMOS
DEVICES"
I
is
= 100nA (MAX) AT V
a
PRESETTABLE
in
consists
Metal
of
Oxide
DD
four
= 18V T
PRESETTABLE BCD UP/DOWN COUNTER
BCD
Semiconductor
synchronously
A
UP/DOWN
= 25°C
ORDER CODES
a maximum of four clock pulses in the down mode.
If the CARRY IN input is held low, the counter
advances up or down on each positive going clock
transition.
accomplished by connecting all clock inputs in
parallel and connecting the CARRY OUT of a less
significant stage to the CARRY IN of a more
significant stage. HCF4510B can be cascaded in
the ripple mode by connecting all clock inputs in
parallel and connecting the CARRY OUT to the
clock of the next stage. If the UP/DOWN input
changes during a terminal count, the CARRY OUT
must be gated with the clock, and the UP/DOWN
input must change while the clock is high. This
method provides a clean clock signal to the
subsequent counting stage.
PACKAGE
DIP
HCF4510BEY
Synchronous
TUBE
DIP
HCF4510B
cascading
T & R
1/11
is

Related parts for hcf4510b

hcf4510b Summary of contents

Page 1

... CARRY OUT of a less significant stage to the CARRY more BCD UP/DOWN significant stage. HCF4510B can be cascaded in synchronously the ripple mode by connecting all clock inputs in parallel and connecting the CARRY OUT to the clock of the next stage. If the UP/DOWN input ...

Page 2

... HCF4510B IINPUT EQUIVALENT CIRCUIT FUNCTIONAL DIAGRAM TRUTH TABLE CARRY-IN CL (Cl Don’t Care 2/11 PIN DESCRIPTION PIN 12, 13 11, 14 PRESET UP/DOWN ENABLE SYMBOL NAME AND FUNCTION PRESET ...

Page 3

... LOGIC DIAGRAM TIMING CHART HCF4510B 3/11 ...

Page 4

... HCF4510B ABSOLUTE MAXIMUM RATINGS Symbol V Supply Voltage Input Voltage Input Current I P Power Dissipation per Package D Power Dissipation per Output Transistor T Operating Temperature op T Storage Temperature stg Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied ...

Page 5

... Typ. Max. Min. Max. Min. 0.04 5 150 0.04 10 300 0.04 20 600 0.08 100 3000 4.95 4.95 9.95 9.95 14.95 14.95 0.05 0.05 0.05 0.05 0.05 0.05 3.5 3 1.5 1 -3.2 -1.1 -1.1 -1 -0.36 -0.36 -2.6 -0.9 -0.9 -6.8 -2.4 -2.4 1 0.36 0.36 2.6 0.9 0.9 6.8 2.4 2 7.5 =10V, 2.5V min. with V =15V DD DD HCF4510B Unit Max. 150 300 A 600 3000 V 0.05 0.05 V 0. 5/11 ...

Page 6

... HCF4510B DYNAMIC ELECTRICAL CHARACTERISTICS (T Symbol Parameter t t Propagation Delay Time PHL PLH Clock to Q Output t t Propagation Delay Time PHL PLH Preset or Reset to Q Output t t Propagation Delay Time PHL PLH Clock to Carry Out t t Propagation Delay Time PHL PLH Carry in to Carry Out ...

Page 7

... TEST CIRCUIT C = 50pF or equivalent (includes jig and probe capacitance 200K pulse generator (typically OUT WAVEFORM 1 : PROPAGATION DELAY TIMES (f=1MHz; 50% duty cycle) HCF4510B 7/11 ...

Page 8

... HCF4510B WAVEFORM 2 : MINIMUM SETUP TIME (CI TO CLOCK) (f=1MHz; 50% duty cycle) WAVEFORM 3 : PROPAGATION DELAY TIMES, MINIMUM RESET PULSE WIDTH (f=1MHz; 50% duty cycle) 8/11 ...

Page 9

... TIPICAL APPLICATIONS TYPICAL 16-CHANNEL, 10 BIT DATA ACQUISITION SYSTEM TIPICAL APPLICATIONS CASCADING COUNTER PACKAGES HCF4510B 9/11 ...

Page 10

... HCF4510B DIM. MIN. a1 0. 10/11 Plastic DIP-16 (0.25) MECHANICAL DATA mm. TYP MAX. 1.65 0.5 0.25 20 8.5 2.54 17.78 7.1 5.1 3.3 1.27 inch MIN. TYP. MAX. 0.020 0.030 0.065 0.020 0.010 0.787 0.335 0.100 0.700 0.280 0.201 0.130 0.050 P001C ...

Page 11

... The ST logo is a registered trademark of STMicroelectronics © 2002 STMicroelectronics - Printed in Italy - All Rights Reserved Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. STMicroelectronics GROUP OF COMPANIES © http://www.st.com HCF4510B 11/11 ...

Related keywords