nb4n316m ON Semiconductor, nb4n316m Datasheet

no-image

nb4n316m

Manufacturer Part Number
nb4n316m
Description
3.3 V Anylevel Receiver To Cml Driver/translator With Input Hysteresis
Manufacturer
ON Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
nb4n316mDTG
Manufacturer:
ON/安森美
Quantity:
20 000
Part Number:
nb4n316mDTR2G
Manufacturer:
ON/安森美
Quantity:
20 000
NB4N316M
3.3 V AnyLevel] Receiver
to CML Driver/Translator
with Input Hysteresis
2.0 GHz Clock / 2.5 Gb/s Data
accept AnyLevel input signals: LVPECL, CML, LVCMOS, LVTTL,
or LVDS. These signals will be translated to CML, operating up to
2.0 GHz or 2.5 Gb/s, respectively. As such, the NB4N316M is ideal
for SONET, GigE, Fiber Channel, Backplane and other Clock or Data
distribution applications. The CML outputs are 16 mA open collector
(see Figure 18) which requires resistor (R
termination voltage (see Figure 19). The open collector CML outputs
must be terminated to V
produce Current–Mode Logic (CML) compatible levels when the
receiver is loaded with 50 W or 25 W loads connected to 1.8 V, 2.5 V
or 3.3 V supplies. This simplifies device interface by eliminating a
need for coupling capacitors.
approximately 25 mV, providing increased noise immunity and stability.
compatible). Application notes, models, and support documentation
are available at www.onsemi.com.
Features
*For additional information on our Pb-Free strategy and soldering details, please
© Semiconductor Components Industries, LLC, 2007
July, 2007 - Rev. 5
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
The NB4N316M is a differential Clock or Data receiver and will
The NB4N316M features an input threshold hysteresis of
The device is offered in a small 8-pin TSSOP package (MSOP-8
V
LVEP, EP, and SG Devices
Maximum Input Clock Frequency > 2.0 GHz
Maximum Input Data Rate > 2.5 Gb/s
Typically 1 ps of RMS Clock Jitter
Typically 10 ps of Data Dependent Jitter
550 ps Typical Propagation Delay
150 ps Typical Rise and Fall Times
Differential CML Outputs
25 mV of Receiver Input Threshold Hysteresis
Operating Range: V
Functionally Compatible with Existing 2.5 V / 3.3 V LVEL,
-40°C to +85°C Ambient Operating Temperature
These are Pb-Free Devices*
TT
= 1.8 V to 3.6 V
CC
= 3.0 V to 3.6 V with V
TT
at power up. The differential outputs
L
) load path to V
EE
= 0 V and
1
TT
See detailed ordering and shipping information in the package
dimensions section on page 11 of this data sheet.
*For additional marking information, refer to
Figure 1. Functional Block Diagram
(Note: Microdot may be in either location)
Application Note AND8002/D.
CASE 948R
DT SUFFIX
TSSOP-8
8
ORDERING INFORMATION
D
D
A
L
Y
W
G
1
http://onsemi.com
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb-Free Package
Publication Order Number:
8
1
DIAGRAM*
MARKING
ALYWG
E316
G
NB4N316M/D
Q
Q

Related parts for nb4n316m

nb4n316m Summary of contents

Page 1

... AnyLevel input signals: LVPECL, CML, LVCMOS, LVTTL, or LVDS. These signals will be translated to CML, operating up to 2.0 GHz or 2.5 Gb/s, respectively. As such, the NB4N316M is ideal for SONET, GigE, Fiber Channel, Backplane and other Clock or Data distribution applications. The CML outputs are 16 mA open collector (see Figure 18) which requires resistor (R termination voltage (see Figure 19) ...

Page 2

... Q CML Output 7 Q CML Output the differential configuration if no signal is applied on D/D input, then the device will be susceptible to self-oscillation. NB4N316M Connect. Noninverted Differential Input. (Note 1) Inverted Differential Input. (Note 1) Internally Generated Reference Voltage Supply. Negative Supply Voltage. ...

Page 3

... Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 2. JEDEC standard multilayer board - 1S2P (1 signal, 2 power) with 8 filled thermal vias under exposed pad. NB4N316M Characteristics Human Body Model Machine Model ...

Page 4

... applied to the complementary input when operating in single-ended mode (MIN) varies 1:1 with CMR EE CMR 7. Parameter guaranteed by design and evaluation but not tested in production. NB4N316M IHD ILD - V |) (Note 7) IHD ILD for proper operation. Outputs must be connected through R TT ...

Page 5

... 300 200 100 0 0.5 0.75 1 1.25 INPUT CLOCK FREQUENCY (GHz 3 3 255C Figure 3. Output Voltage Amplitude (V NB4N316M = 3 3 (Note -40°C Min Typ Max = 50 W) ≤ 1 GHz f 550 660 in ≤ 1.5 GHz f 400 640 in ≤ 2.0 GHz ...

Page 6

... TEMPERATURE (°C) Figure 6. Typical Propagation Delay vs. Temperature ( 3 255C 100 mV -40 Figure 8. Supply Current vs. Temperature NB4N316M NB4N316M -40° 25°C 0 1.5 1.75 2 0.25 0.5 Figure 5. Data Dependent Jitter vs. Frequency = 3.3 V and Temperature ( - 255C ...

Page 7

... NB4N316M DDJ = 5 ps TIME (266.8 ps/div) Figure 9. Typical Differential Output Waveform at 750 Mb Left Plot Right Plot DDJ = 12 ps TIME (133.2 ps/div) Figure 10. Typical Differential Output Waveform 1.5 Gb Left Plot Right Plot DDJ = 20 ps TIME (80 ps/div) Figure 11 ...

Page 8

... Figure 14. Differential Input Driven Single-Ended IHmax V thmax V ILmax IHmin V thmin V ILmin GND Figure 16. V Diagram th NB4N316M V INPP V OUTPP t PHL t PLH = 2 Figure 15. Differential Inputs Driven CMmax ...

Page 9

... V CC Input 1. ESD C 1. Input ESD V EE Input NB4N316M Input 1. ESD 1. Input ESD Internal Current Source Figure 18. CML Input and Output Structure http://onsemi.com Current Source V EE Output ...

Page 10

... 3.3 V CCC NB4N316M 3.3 V CCD Z = 100 W NB4N316M Z = 100 Figure 19. Typical Examples of the Application Interface NB4N316M TTA CCA TTB CCB TTC CCC ...

Page 11

... AN1504/D AN1568/D AN1672/D AND8001/D - Odd Number Counters Design AND8002/D - Marking and Date Codes AND8020/D - Termination of ECL Logic Devices AND8066/D - Interfacing with ECLinPS AND8090 Characteristics of ECL Devices NB4N316M Package TSSOP-8 (Pb-Free) TSSOP-8 (Pb-Free) - ECL Clock Distribution Techniques - Designing with PECL (ECL at +5.0 V) ...

Page 12

... B 2.90 3.10 0.114 0.122 C 0.80 1.10 0.031 0.043 D 0.05 0.15 0.002 0.006 -W- F 0.40 0.70 0.016 0.028 G 0.65 BSC 0.026 BSC K 0.25 0.40 0.010 0.016 L 4.90 BSC 0.193 BSC Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative NB4N316M/D ...

Related keywords