max98088 Maxim Integrated Products, Inc., max98088 Datasheet - Page 63

• Manufacturer Part Number: max98088
• Description: Stereo Audio Codec With Flexsound Technology
• Manufacturer: Maxim Integrated Products, Inc.

The IC includes comprehensive power management to allow the disabling of all unused circuits, minimizing supply
current.
Table 2. Power Management Registers
REGISTER
0x4C
0x51
BIT
7
6
3
2
1
0
7
6
3
1
0
PERFMODE
HPPLYBCK
PWRSV8K
VBATEN
PWRSV
ADREN
ADLEN
NAME
INAEN
INBEN
SHDN
MBEN
Global Shutdown. Disables everything except the headset detection circuitry, which is
controlled separately.
0 = Device Shutdown
1 = Device Enabled
See the Battery Measurement section.
Performance Mode. Selects DAC to headphone playback performance mode.
0 = High performance playback mode
1 = Low power playback mode..
power playback when using DAC to headphone playback path only. When enabled,
this bit overrides the System Bias Control register settings. When disabled, the System
Bias Control register is used to enable system bias blocks. Set both HPPLYBCK and
PERFMODE for lowest power consumption when using DAC to headphone playback
path only.
0 = Disabled
1 = Enabled.
8kHz Power Save Mode. PWRSV8K configures the ADC for reduced power
consumption when f
more power savings.
0 = Normal, high-performance mode.
1 = Low power mode.
Power Save Mode. PWRSV configures the ADC for reduced power consumption for
all sample rates. PWRSV can be used in conjunction with PWRSV8K for more power
savings.
0 = Normal, high-performance mode.
1 = Low power mode.
Line Input A Enable
0 = Disabled
1 = Enabled
Line Input B Enable
0 = Disabled
1 = Enabled
Microphone Bias Enable
0 = Disabled
1 = Enabled
Left ADC Enable
0 = Disabled
1 = Enabled
Right ADC Enable
0 = Disabled
1 = Enabled
Headphone Only Playback Mode. Configures System Bias Control register bits for low
with FLEXSOUND Technology
S
= 8kHz. PWRSV8K can be used in conjunction with PWRSV for
Stereo Audio Codec
DESCRIPTION
Power Management
63