tff1003hn NXP Semiconductors, tff1003hn Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
tff1003hn
Manufacturer Part Number
tff1003hn
Description
Low Phase Noise Lo Generator For Vsat Applications
Manufacturer
NXP Semiconductors
Datasheet
1.TFF1003HN.pdf
(17 pages)
Fig 7.
REFERENCE
SOURCE
50 Ω
50 Ω
Application diagram with differential source for IN(REF) and both outputs driving a load, loop filter is type 3
Z 0(dif) = 100 Ω
OUT-OF-LOCK
PROCESSING
3.3 V
BLOCK
100 Ω
DC block
10 nF
10 nF
GND1(REF)
GND2(REF)
IN(REF)_P
IN(REF)_N
V
LCKDET
CC(REF)
7
8
9
10
11
12
no lock: 0 V
lock: 2.5 V
100 kΩ
pull down
PFD
NSL2
6
13
V
100 kΩ
pull up
CC(DIV)
CP
open or 3.3 V = 1
GND = 0
CPOUT
DETECTOR
WINDOW
DIVIDER
NSL1
5
14
GND(DIV)
100 kΩ
pull up
NSL0
NSL1
NSL2
NSL0
4
15
n.c.
100 kΩ
pull up
V
(3.3 V)
CC(DIV)
VTUNE
VTUNE
3
16
n.c.
R2
VCO
30 pF
C1
C3
R BUF_N
C2
50 Ω
CPOUT
2
17
GND1(BUF)
10 pF
R1
V
CC(BUF)
VREGVCO
1
1 nF
18
V
2.7 V
R BUF_P
50 Ω
CC(BUF)
19
24 GND3(BUF)
23 BUF2_P
22 BUF1_P
21 BUF2_N
20 BUF1_N
GND2(BUF)
DC block
1 pF
1 pF
Z 0 = 50 Ω
Z 0 = 50 Ω
001aal730
LOAD
LOAD
50 Ω
50 Ω
50 Ω
50 Ω