ics83940dyi-01t Integrated Device Technology, ics83940dyi-01t Datasheet
ics83940dyi-01t
Related parts for ics83940dyi-01t
ics83940dyi-01t Summary of contents
Page 1
Integrated LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL Circuit FANOUT BUFFER Systems, Inc ENERAL ESCRIPTION The ICS83940- low skew, 1-to-18 LVPECL to-LVCMOS/LVTTL Fanout Buffer and a member HiPerClockS™ of the HiPerClockS™ family of High Performance Clock Solutions ...
Page 2
Integrated ICS83940-01 Circuit LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER Systems, Inc ABLE IN ESCRIPTIONS ...
Page 3
Integrated ICS83940-01 Circuit LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER Systems, Inc BSOLUTE AXIMUM ATINGS Supply Voltage Inputs Outputs Input Current Storage Temperature, T STG T 4A ...
Page 4
Integrated ICS83940-01 Circuit LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER Systems, Inc ABLE HARACTERISTICS ...
Page 5
Integrated ICS83940-01 Circuit LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER Systems, Inc ABLE HARACTERISTICS ...
Page 6
Integrated ICS83940-01 Circuit LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER Systems, Inc ABLE HARACTERISTICS ...
Page 7
Integrated ICS83940-01 Circuit LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER Systems, Inc. P ARAMETER 1.65V±5% V DD, V DDO LVCMOS GND -1.65V±5% 3. UTPUT OAD EST IRCUIT 1.25V±5% V DD, V DDO LVCMOS GND -1.25V±5% 2.5V ...
Page 8
Integrated ICS83940-01 Circuit LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER Systems, Inc. 80% 20% Clock t Outputs UTPUT ISE ALL IME V DDO 2 LVCMOS_CLK nPCLK PCLK Q0:Q17 ROPAGATION ELAY 83940DY-01 IDT™ ...
Page 9
Integrated ICS83940-01 Circuit LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER Systems, Inc IRING THE IFFERENTIAL NPUT TO Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF = V ...
Page 10
Integrated ICS83940-01 Circuit LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER Systems, Inc. LVPECL LOCK NPUT NTERFACE The PCLK /nPCLK accepts LVPECL, CML, SSTL and other differential signals. Both V SWING and V input requirements. Figures ...
Page 11
Integrated ICS83940-01 Circuit LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER Systems, Inc. θ ABLE VS IR LOW ABLE FOR JA Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards NOTE: Most modern ...
Page 12
Integrated ICS83940-01 Circuit LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER Systems, Inc ACKAGE UTLINE UFFIX FOR ABLE ...
Page 13
Integrated ICS83940-01 Circuit LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER Systems, Inc ABLE RDERING NFORMATION ...
Page 14
Integrated ICS83940-01 Circuit LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER Systems, Inc 83940DY-01 IDT™ / ICS™ LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL ...
Page 15
... Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners ...