mt48h16m16lfbf-75 Micron Semiconductor Products, mt48h16m16lfbf-75 Datasheet - Page 15

no-image

mt48h16m16lfbf-75

Manufacturer Part Number
mt48h16m16lfbf-75
Description
256mb X16, X32 Mobile Sdram
Manufacturer
Micron Semiconductor Products
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mt48h16m16lfbf-75 AT:G
Manufacturer:
MICRON
Quantity:
5 000
Part Number:
mt48h16m16lfbf-75 AT:G
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
mt48h16m16lfbf-75 AT:G TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
mt48h16m16lfbf-75 G
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
mt48h16m16lfbf-75 IT
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
mt48h16m16lfbf-75 IT ES:G
Manufacturer:
MICRON
Quantity:
4 000
Part Number:
mt48h16m16lfbf-75 IT ES:J
Manufacturer:
MICRON
Quantity:
4 000
Part Number:
mt48h16m16lfbf-75 IT:G
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
mt48h16m16lfbf-75 IT:G ES
Manufacturer:
NIKOS
Quantity:
15 600
Part Number:
mt48h16m16lfbf-75 IT:G TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
mt48h16m16lfbf-75 IT:H
Manufacturer:
MICRON
Quantity:
5 000
Part Number:
mt48h16m16lfbf-75 IT:H
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
mt48h16m16lfbf-75 IT:H
Manufacturer:
MICRON/美光
Quantity:
20 000
Company:
Part Number:
mt48h16m16lfbf-75 IT:H
Quantity:
2 300
Part Number:
mt48h16m16lfbf-75 IT:H TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
mt48h16m16lfbf-75:G TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Table 4:
CAS Latency (CL)
PDF:09005aef8219eeeb/Source: 09005aef8219eedd
256mb_x16_sdram_y36m_1.fm - Rev G 2/08 EN
Burst Definition Table
The CL is the delay, in clock cycles, between the registration of a READ command and
the availability of the first piece of output data. The latency can be set to two or three
clocks.
If a READ command is registered at clock edge n, and the latency is m clocks, the data
will be available by clock edge n + m. The DQs will start driving as a result of the clock
edge one cycle earlier (n + m - 1), and provided that the relevant access times are met,
the data will be valid by clock edge n + m. For example, assuming that the clock cycle
time is such that all relevant access times are met, if a READ command is registered at T0
and the latency is programmed to two clocks, the DQs will start driving after T1 and the
data will be valid by T2, as shown in Figure 7 on page 16.
Reserved states should not be used as unknown operation or incompatibility with future
versions may result.
Burst Length
Continuous
Page
2
4
8
Starting Column Address
A2
0
0
0
0
1
1
1
1
n = A0–A8
A1
A1
0
0
1
1
0
0
1
1
0
0
1
1
15
A0
A0
A0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Micron Technology, Inc., reserves the right to change products or specifications without notice.
Type = Sequential
256Mb: x16, x32 Mobile SDRAM
0-1-2-3-4-5-6-7
1-2-3-4-5-6-7-0
2-3-4-5-6-7-0-1
3-4-5-6-7-0-1-2
4-5-6-7-0-1-2-3
5-6-7-0-1-2-3-4
6-7-0-1-2-3-4-5
7-0-1-2-3-4-5-6
Order of Accesses Within a Burst
Cn, Cn + 1,
Cn + 4…,
…Cn - 1,
0-1-2-3
1-2-3-0
2-3-0-1
3-0-1-2
Cn + 3,
Cn + 2
Cn…
0-1
1-0
©2006 Micron Technology, Inc. All rights reserved
Register Definition
Type = Interleaved
0-1-2-3-4-5-6-7
1-0-3-2-5-4-7-6
2-3-0-1-6-7-4-5
3-2-1-0-7-6-5-4
4-5-6-7-0-1-2-3
5-4-7-6-1-0-3-2
6-7-4-5-2-3-0-1
7-6-5-4-3-2-1-0
Not supported
0-1-2-3
1-0-3-2
2-3-0-1
3-2-1-0
0-1
1-0

Related parts for mt48h16m16lfbf-75