ad7305bnz Analog Devices, Inc., ad7305bnz Datasheet - Page 15

• Manufacturer Part Number: ad7305bnz
• Description: 3 V/5 V, Rail-to-rail Quad, 8-bit Dac
• Manufacturer: Analog Devices, Inc.

AD7304 SERIAL DATA INTERFACE
The AD7304 uses a 3-wire ( CS , SDI, CLK) SPI-compatible
serial data interface. New serial data is clocked into the serial
input register in a 12-bit data-word format. MSB bits are loaded
first.
Table 5 defines the 12 data-word bits. Data is placed on the
SDI/SHDN pin and clocked into the register on the positive
clock edge of CLK subject to the data setup and data hold time
requirements specified in the Timing Specifications section.
Data can only be clocked in while the CS chip select pin is
active low. Only the last 12-bits clocked into the serial register
are interrogated when the CS pin returns to the logic high state,
extra data bits are ignored. Since most microcontrollers output
serial data in 8-bit bytes, two right-justified data bytes can be
written to the AD7304. Keeping the CS line low between the
first and second byte transfer results in a successful serial
register update.
Once the data is properly aligned in the shift register, the
positive edge of the CS initiates either the transfer of new data
to the target DAC register, determined by the decoding of
Address Bits A1 and A0, or the shutdown features is activated
based on the SAC or SDC bits. When either SAC or SDC pins
are set (Logic 0), the loading of new data determined by Bits B9
to B0 are still loaded, but the results do not appear on the buffer
outputs until the device is brought out of the shutdown state.
The selected DAC output voltages become high impedance with
a nominal resistance of 120 kΩ to ground, see Figure 34. If
both the SAC and SDC pins are set, all channels are still placed
in shutdown mode. When the AD7304 has been programmed
into the power shutdown state, the present DAC register data is
maintained as long as V
remaining characteristics of the software serial interface are
defined by Table 4, Table 5, and Figure 5.
Two additional pins, CLR and LDAC , on the AD7304 provide
hardware control over the clear function and the DAC register
loading. If these functions are not needed, the CLR pin can be
tied to logic high, and the LDAC pin can be tied to logic low.
The asynchronous input CLR pin forces all input and DAC
registers to the zero-code state. The asynchronous LDAC pin
can be strobed to active low when all DAC registers need to be
updated simultaneously from their respective input registers.
The LDAC pin places the DAC register in a transparent mode
while in the logic low state.
DD
remains greater than 2.7 V. The
Rev. C | Page 15 of 20
AD7304 HARDWARE SHUTDOWN SHDN
If a three-state driver is used on the SDI/SHDN pin, the
AD7304 can be placed into a power shutdown mode when the
SDI/ SHDN pin is placed in a high impedance state. For proper
operation, no other termination voltages should be present on
this pin. An internal window comparator detects when the logic
voltage on the SHDN pin is between 28% and 36% of V
high impedance internal bias generator provides this voltage on
the SHDN pin. The four DAC output voltages become high
impedance with a nominal resistance of 120 kΩ to ground (see
Figure 34 for an equivalent circuit).
AD7304/AD7305 POWER-ON RESET
When the V
strobe forces all the input and DAC registers to the zero-code
state. The V
increasing ramp in order to have consistent results, especially in
the region of V
on the power-on reset performance. The DAC register data
stays at zero until a valid serial register software load takes
place. In the case of the double-buffered AD7305, the output
DAC register can only be changed once the LDAC strobe is
initiated.
POWER-UP SEQUENCE
It is recommended to power V
voltage to the reference terminals to avoid potential latch up.
The ideal power-up sequence is in the following order: GND,
V
digital inputs and reference inputs is not important as long as
they are powered after V
CLK
SDI
CS
DD
, V
SS
EN
, Digital Inputs, and V
280kΩ
SDC
SAC
640kΩ
80kΩ
D0
D1
D2
D3
D4
D5
D6
D7
A0
A1
DD
DD
Figure 35. AD7304 Equivalent Logic Interface
2:4
DECODE
GND
8
320kΩ
power supply should have a monotonically
680kΩ
power supply is turned on, an internal reset
DD
DAC A
V
= 1.5 V to 2.3 V. The V
DD
B
C
D
V
DD
REF
/V
A
D Q
D Q
D Q
D Q
POWER-
REGISTER R
REGISTER R
REGISTER
REGISTER
SS
RESET
REFx
INPUT
INPUT
INPUT
INPUT
DD
.
ON
V
REF
/V
. The order of powering
B
SS
R
R
AD7304
LDAC
first before applying any
V
REF
AD7304/AD7305
SS
REGISTER
REGISTER
REGISTER
REGISTER
C
DAC B
DAC A
DAC C
DAC D
supply has no effect
V
REF
R
R
R
R
CLR
D
DAC B
DAC C
DAC D
DAC A
OE
OE
OE
OE
V
V
DD
SS
DD
. A
V
V
V
V
OUT
OUT
OUT
OUT
A
B
C
D