pi6c185-00 Pericom Semiconductor Corporation, pi6c185-00 Datasheet
pi6c185-00
Available stocks
Related parts for pi6c185-00
pi6c185-00 Summary of contents
Page 1
... I/O SCLOCK Description The PI6C185- high-speed low-noise 1-7 non-inverting buffer designed for SDRAM clock buffer applications. This buffer is intended to be used with the PI6C10X clock genera- tor for Intel Architecture-based Mobile systems. At power up all SDRAM output are enabled and active. The I Serial control may be used to individually activate/deactivate any of the 7 output drivers ...
Page 2
... PI6C185- Address Assignment PI6C185 Serial Configuration Map Byte0: SDRAM Active/Inactive Register (1 = enable disable ...
Page 3
... The I C interface permits individual enable/disable of each clock output and test mode enable. The PI6C185- slave receiver device. It can not be read back. Sub addressing is not supported. To change one of the control bytes, all preceding bytes must be sent. Every bite put on the SDATA line must be 8-bits long (MSB first), followed by an acknowledge bit generated by the receiving device ...
Page 4
... PI6C185- ° ...
Page 5
... Position clock signals away from signals that go to any cables or any external connectors. Test Output Point Buffer Test Load tSDKP tSDKH 2.4 1.5 0.4 tSDKL t t SDRISE SDFALL 1.5V t plh 1.5V Figure 1. Clock Waveforms Precision 1-7 Clock Buffer 1.5V t phl 1.5V PI6C185-00 PS8317E 12/06/04 ...
Page 6
... Chipset Figure 2. Design Guidelines Recommended capacitor values: C1-C5 .............. 0.1 F, ceramic C6 .................. 22 F SDRAM DIMM Spec PI6C185-00 Precision 1-7 Clock Buffer Via to SS Plane V Via to DD Plane Void in Power Plane PS8317E 12/06/04 ...
Page 7
... QSOP (Q) Pb-free & Green, 20-Pin QSOP (Q) 7 Precision 1-7 Clock Buffer .008 0.20 MIN. .008 .013 0.20 0.33 0˚-6˚ .016 .035 0.41 0.89 .041 1.04 REF .015 x 45˚ 0.38 Detail A 0.178 .007 0.254 .010 .016 0.41 .050 1.27 .228 .244 5.79 6.19 Operating Temperature Commercial Commercial Industrial Industrial PI6C185-00 PS8317E 12/06/04 ...