s29al016j Meet Spansion Inc., s29al016j Datasheet - Page 29

no-image

s29al016j

Manufacturer Part Number
s29al016j
Description
16 Megabit 2 M X 8-bit/1 M X 16-bit Cmos 3.0 Volt-only Boot Sector Flash Memory
Manufacturer
Meet Spansion Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
s29al016j55TFIR1
Manufacturer:
SPANSIO
Quantity:
20 000
Company:
Part Number:
s29al016j55TFIR10
Quantity:
2
Company:
Part Number:
s29al016j55TFIR10
Quantity:
2
Part Number:
s29al016j55TFIR2
Manufacturer:
SPANSION
Quantity:
4 703
Part Number:
s29al016j55TFIR20
Manufacturer:
SPANSION
Quantity:
1 000
Part Number:
s29al016j70BFI01
Manufacturer:
SPANSION
Quantity:
970
Part Number:
s29al016j70BFI010
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
s29al016j70BFI02
Manufacturer:
Spansion
Quantity:
55
Part Number:
s29al016j70BFI02
Manufacturer:
SPANSION
Quantity:
6 794
Part Number:
s29al016j70BFI020
Manufacturer:
SPANSION
Quantity:
1 000
Part Number:
s29al016j70BFI020
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
s29al016j70BFI020
0
Company:
Part Number:
s29al016j70BFI020
Quantity:
6 700
Company:
Part Number:
s29al016j70BFN020
Quantity:
3 380
Company:
Part Number:
s29al016j70BFN020
Quantity:
3 380
10.7
May 23, 2008 S29AL016J_00_05
Chip Erase Command Sequence
Note
See
Chip erase is a six bus cycle operation. The chip erase command sequence is initiated by writing two unlock
cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase
command, which in turn invokes the Embedded Erase algorithm. The device does not require the system to
preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire
memory for an all zero data pattern prior to electrical erase. The system is not required to provide any
controls or timings during these operations.
for the chip erase command sequence.
Any commands written to the chip during the Embedded Erase algorithm are ignored. Note that a hardware
reset during the chip erase operation immediately terminates the operation. The Chip Erase command
sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity.
The system can determine the status of the erase operation by using DQ7, DQ6, DQ2, or RY/BY#. See
Operation Status on page 33
complete, the device returns to reading array data and addresses are no longer latched.
Figure 10.2 on page 31
on page 44
Table 10.1 on page 32
D a t a
for parameters, and
S h e e t
for program command sequence.
illustrates the algorithm for the erase operation. See
( A d v a n c e
for information on these status bits. When the Embedded Erase algorithm is
Increment Address
Figure 17.6 on page 45
Figure 10.1 Program Operation
S29AL016J
in progress
Table 10.1 on page 32
Embedded
I n f o r m a t i o n )
algorithm
Program
No
for timing diagrams.
Command Sequence
Write Program
Last Address?
Programming
from System
Verify Data?
Completed
Data Poll
START
Yes
Yes
shows the address and data requirements
No
Erase/Program Operations
Write
29

Related parts for s29al016j