S25FL040A Meet Spansion Inc., S25FL040A Datasheet - Page 24

no-image

S25FL040A

Manufacturer Part Number
S25FL040A
Description
Small Sector For Boot And Parameter Storage 4-megabit Cmos 3.0 Volt Flash Memory With 50 Mhz Spi Bus Interface
Manufacturer
Meet Spansion Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S25FL040A0LMFI001
Manufacturer:
MAXIM
Quantity:
2 100
Part Number:
S25FL040A0LMFI001
Manufacturer:
SPANSION
Quantity:
20 000
Company:
Part Number:
S25FL040A0LMFI001
Quantity:
165
Part Number:
S25FL040A0LMFI003R
Manufacturer:
INFINEON
Quantity:
4 114
Part Number:
S25FL040A0LMFI011
Manufacturer:
SPANSION
Quantity:
10
Part Number:
S25FL040A0LVFI001
Manufacturer:
MSTAR
Quantity:
514
Part Number:
S25FL040AIF
Manufacturer:
SPANSION
Quantity:
20 000
9.10
24
Sector Erase (SE)
The Sector Erase (SE) command sets all bits at all addresses within a specified sector to a logic 1. A WREN
command is required prior to writing the PP command.
The host system must drive CS# low, and then write the SE command plus three address bytes on SI. Any
address within the sector (see
driven low for the entire duration of the SE sequence. The command sequence is shown in
Table
The host system must drive CS# high after the device has latched the 8th bit of the SE command, otherwise
the device does not execute the command. The SE operation begins as soon as CS# is driven high. The
device internally controls the timing of the operation, which requires a period of t
be read to check the value of the Write In Progress (WIP) bit while the SE operation is in progress. The WIP
bit is 1 during the SE operation, and is 0 when the operation is completed. The device internally resets the
Write Enable Latch to 0 before the operation completes (the exact timing is not specified).
The device does not execute an SE command that specifies a sector that is protected by the Block Protect
bits (BP2:BP0) (see
CS#
9.5.
SCK
SI
SO
Hi-Z
Mode 3
Mode 0
Table 7.1 on page
0
Figure 9.10 Sector Erase (SE) Command Sequence
Table 7.1 on page
1
2
Command
3
13).
S25FL040A
4
D a t a
5
13) is a valid address for the SE command. CS# must be
6
S h e e t
7
MSB
23 22
8
9
24-bit Address
21
10
28
3
29
2
S25FL040A_00_B2 July 2, 2007
SE
30
1
. The Status Register may
31
0
Figure 9.10
and

Related parts for S25FL040A