74ALVCH16374DL,118 NXP Semiconductors, 74ALVCH16374DL,118 Datasheet - Page 5
![IC 16BIT EDGE-TRIG D F-F 48SSOP](/photos/6/93/69380/48-ssop_sot370-1_sml.jpg)
74ALVCH16374DL,118
Manufacturer Part Number
74ALVCH16374DL,118
Description
IC 16BIT EDGE-TRIG D F-F 48SSOP
Manufacturer
NXP Semiconductors
Series
74ALVCHr
Type
D-Type Busr
Datasheet
1.74ALVCH16374DGG51.pdf
(17 pages)
Specifications of 74ALVCH16374DL,118
Function
Standard
Output Type
Tri-State Non Inverted
Number Of Elements
2
Number Of Bits Per Element
8
Frequency - Clock
300MHz
Delay Time - Propagation
2.4ns
Trigger Type
Positive Edge
Current - Output High, Low
24mA, 24mA
Voltage - Supply
1.2 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
48-SSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
74ALVCH16374DL-T
74ALVCH16374DL-T
935260444118
74ALVCH16374DL-T
935260444118
NXP Semiconductors
Table 2.
6. Functional description
Table 3.
[1]
74ALVCH16374_3
Product data sheet
Symbol
1OE, 2OE
1Q0 to 1Q7
2Q0 to 2Q7
GND
V
1D0 to 1D7
2D0 to 2D7
1CP, 2CP
Inputs
nOE
L
L
H
H
CC
H = HIGH voltage level;
L = LOW voltage level;
h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition;
I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition;
↑ = LOW-to-HIGH clock transition;
Z = high-impedance OFF-state.
Pin description
Function table
nCP
↑
↑
↑
↑
5.2 Pin description
6.1 Function table
Pin
1, 24
2, 3, 5, 6, 8, 9, 11, 12
13, 14, 16, 17, 19, 20, 22, 23
4, 10, 15, 21, 28, 34, 39, 45
7, 18, 31, 42
47, 46, 44, 43, 41, 40, 38, 37
36, 35, 33, 32, 30, 29, 27, 26
48, 25
[1]
Dn
l
h
l
h
All information provided in this document is subject to legal disclaimers.
Internal
flip-flops
L
H
L
H
Rev. 03 — 27 April 2010
2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state
Description
output enable input (active LOW)
3-state flip-flop outputs
3-state flip-flop outputs
ground (0 V)
positive supply voltage
data inputs
data inputs
clock input
Outputs Q0 to Q7
L
H
Z
Z
74ALVCH16374
Operating mode
load and read register
load register and disable outputs
© NXP B.V. 2010. All rights reserved.
5 of 17