74LVC2G74DP,125 NXP Semiconductors, 74LVC2G74DP,125 Datasheet - Page 10
![IC SNGL D FF POS-EDG TRIG 8TSSOP](/photos/5/43/54394/8-tssop_sot505-2_pkg_sml.jpg)
74LVC2G74DP,125
Manufacturer Part Number
74LVC2G74DP,125
Description
IC SNGL D FF POS-EDG TRIG 8TSSOP
Manufacturer
NXP Semiconductors
Series
74LVCr
Type
D-Typer
Datasheet
1.74LVC2G74DP125.pdf
(25 pages)
Specifications of 74LVC2G74DP,125
Output Type
Differential
Package / Case
8-TSSOP
Function
Set(Preset) and Reset
Number Of Elements
1
Number Of Bits Per Element
1
Frequency - Clock
200MHz
Trigger Type
Positive Edge
Current - Output High, Low
32mA, 32mA
Voltage - Supply
1.65 V ~ 5.5 V
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Number Of Circuits
1
Logic Family
74LVC
Logic Type
D-Type Flip-Flop
Polarity
Inverting/Non-Inverting
Input Type
Single-Ended
Propagation Delay Time
4.1 ns
High Level Output Current
- 32 mA
Low Level Output Current
32 mA
Supply Voltage (max)
5.5 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Supply Voltage (min)
1.65 V
Technology
CMOS
Number Of Bits
1
Number Of Elements
1
Clock-edge Trigger Type
Positive-Edge
Operating Supply Voltage (typ)
1.8/2.5/3.3/5V
Package Type
TSSOP
Operating Supply Voltage (min)
1.65V
Operating Supply Voltage (max)
5.5V
Operating Temp Range
-40C to 125C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
8
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Delay Time - Propagation
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
74LVC2G74DP-G
74LVC2G74DP-G
935280388125
74LVC2G74DP-G
935280388125
NXP Semiconductors
Table 9.
Voltages are referenced to GND (ground = 0 V); for test circuit see
[1]
[2]
[3]
74LVC2G74
Product data sheet
Symbol Parameter
t
t
t
f
C
rec
su
h
max
PD
Typical values are measured at T
t
C
P
f
f
C
V
N = number of inputs switching;
∑(C
pd
i
o
D
CC
PD
= input frequency in MHz;
L
= output frequency in MHz;
is the same as t
= output load capacitance in pF;
= C
L
is used to determine the dynamic power dissipation (P
= supply voltage in V;
× V
recovery time
set-up time
hold time
maximum
frequency
power dissipation
capacitance
PD
Dynamic characteristics
CC
× V
2
× f
CC
o
2
) = sum of outputs.
× f
PLH
i
× N + ∑(C
and t
PHL
Conditions
SD or RD; see
D to CP; see
D to CP; see
CP; see
V
V
L
.
I
CC
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
× V
= GND to V
amb
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
= 3.3 V
CC
= 25 °C and V
= 1.65 V to 1.95 V
= 2.3 V to 2.7 V
= 2.7 V
= 3.0 V to 3.6 V
= 4.5 V to 5.5 V
= 1.65 V to 1.95 V
= 2.3 V to 2.7 V
= 2.7 V
= 3.0 V to 3.6 V
= 4.5 V to 5.5 V
= 1.65 V to 1.95 V
= 2.3 V to 2.7 V
= 2.7 V
= 3.0 V to 3.6 V
= 4.5 V to 5.5 V
= 1.65 V to 1.95 V
= 2.3 V to 2.7 V
= 2.7 V
= 3.0 V to 3.6 V
= 4.5 V to 5.5 V
2
…continued
Figure 8
× f
o
All information provided in this document is subject to legal disclaimers.
) where:
Figure 8
Figure 8
CC
Figure 9
;
Rev. 7 — 11 October 2010
CC
Single D-type flip-flop with set and reset; positive edge trigger
= 1.8 V, 2.5 V, 2.7 V, 3.3 V and 5.0 V respectively.
D
in μW).
[3]
Figure
+1.2
Min
175
175
175
200
1.9
1.4
1.3
1.0
2.9
1.7
1.7
1.3
1.1
1.5
1.0
1.0
1.0
1.0
80
-
−40 °C to +85 °C
10.
Typ
−3.0
280
0.5
0.6
15
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
[1]
Max
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
−40 °C to +125 °C
+1.2
74LVC2G74
Min
175
175
175
200
1.9
1.4
1.3
1.0
2.9
1.7
1.7
1.3
1.1
1.5
1.0
1.0
1.0
1.0
80
-
© NXP B.V. 2010. All rights reserved.
Max
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
10 of 25
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
MHz
MHz
MHz
MHz
MHz
pF