ds1861 Maxim Integrated Products, Inc., ds1861 Datasheet - Page 23

no-image

ds1861

Manufacturer Part Number
ds1861
Description
Ds1861 Full Laser Control With Fault Management
Manufacturer
Maxim Integrated Products, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ds1861B+
Manufacturer:
Maxim Integrated
Quantity:
10 000
can result in a whole row being worn out over time by
writing a single byte repeatedly. Writing a row one byte
at a time will wear out the EEPROM eight times faster
than writing the entire row at once. The DS1861’s EEPROM
write cycles are specified in the Nonvolatile Memory
Characteristics table.
Reading a Single Byte from a Slave: Unlike the write
operation that uses the memory address byte to define
where the data is to be written, the read operation
occurs at the present value of the memory address
counter. To read a single byte from the slave at the
location currently in the address counter; the master
generates a start condition, writes the slave address
byte with R/W = 1, reads the data byte with a NACK to
indicate the end of the transfer, and generates a stop
condition.
Manipulating the Address Counter for Reads: A
dummy write cycle can be used to force the address
Figure 16. I
COMMUNICATIONS KEY
WRITE UP TO AN 8-BYTE PAGE WITH A SINGLE TRANSACTION
READ A SINGLE BYTE WITH A DUMMY WRITE CYCLE TO SET THE ADDRESS COUNTER
WRITE A SINGLE BYTE
READ MULTIPLE BYTES WITH A DUMMY WRITE CYCLE TO SET THE ADDRESS COUNTER
SR
S
P
S
S
S
S
1 0 1
1 0 1
1 0 1
1 0 1
START
STOP
REPEATED
START
2
C Communications Examples
Full Laser Control with Fault Management
0
0
0
0
A
N
A
A
A
A
DATA
2
2
2
2
A
A
A
A
X X X X X X X X
ACK
NOT
ACK
1
1
1
1
A
A
A
A
0
0
0
0
0
0
0
0
A
A
A
A
A
SHADED BOXES INDICATED THE SLAVE IS
CONTROLLING SDA
WHITE BOXES INDICATED THE MASTER IS
CONTROLLING SDA
MEMORY ADDRESS
MEMORY ADDRESS
MEMORY ADDRESS
MEMORY ADDRESS
____________________________________________________________________
8-BITS ADDRESS OR DATA
DATA
A
A
A
A
SR
SR
1 0 1
1 0 1
counter to a particular value. To do this the master gen-
erates a start condition, writes the slave address byte
(R/W = 0), writes the memory address where it desires
to read, generates a repeated start condition, writes the
slave address byte (R/W = 1), reads data with ACK or
NACK as applicable, and generates a stop condition.
Figure 16 shows a read example using the repeated
start condition to specify the starting memory location.
Reading Multiple Bytes from a Slave: The read oper-
ation can be used to read multiple bytes with a single
transfer. When reading bytes from the slave, the master
simply ACKs the data byte if it desires to read another
byte before terminating the transaction. After the mas-
ter reads the last byte, it NACKs to indicate the end of
the transfer and generates a stop condition. This can
be done with or without modifying the address
counter’s location before the read cycle.
DATA
DATA
A
0
0
A
A
2
2
A
A
1
1
A
A
DATA
NOTES
1) ALL BYTES ARE SENT MOST SIGNIFICANT BIT FIRST.
2) THE FIRST BYTE SENT AFTER A START CONDITION IS
0
0
A
A
ALWAYS THE SLAVE ADDRESS FOLLOWED BY THE
READ/WRITE BIT.
0
0
P
A
A
N
DATA
DATA
P
DATA
N
A
A
P
P
23

Related parts for ds1861