cy28352oi-400t SpectraLinear Inc, cy28352oi-400t Datasheet - Page 3

no-image

cy28352oi-400t

Manufacturer Part Number
cy28352oi-400t
Description
Differential Clock Buffer/driver Ddr400 And Ddr333-compliant
Manufacturer
SpectraLinear Inc
Datasheet
Rev 1.0, November 28, 2006
Serial Control Registers
Following the acknowledge of the Address Byte, two additional
bytes must be sent:
Byte0: Output Register1 (1 = Enable, 0 = Disable)
Byte1: Output Register 2 (1 = Enable, 0 = Disable)
Byte2: Test Register 3
• Command Code byte
• Byte Count byte.
Bit
Bit
Bit
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
@Pup
@Pup
@Pup
1
1
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
Pin#
13, 14
26, 27
24, 25
17, 16
Pin#
Pin#
2, 1
4, 5
0 = PLL leakage test, 1 = disable test
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
CLKT0, CLKC0
CLKT1, CLKC1
Reserved
Reserved
CLKT2, CLKC2
CLKT5, CLKC5
Reserved
CLKT4, CLKC4
Reserved
CLKT3, CLKC3
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Description
Description
Description
CY28352-400
Page 3 of 7

Related parts for cy28352oi-400t