cy284108 SpectraLinear Inc, cy284108 Datasheet - Page 3
![no-image](/images/no-image-200.jpg)
cy284108
Manufacturer Part Number
cy284108
Description
Clock Generator For Intel Blackford And Bayshore Chipsets
Manufacturer
SpectraLinear Inc
Datasheet
1.CY284108.pdf
(16 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
cy284108ZXC
Manufacturer:
CY
Quantity:
69
Company:
Part Number:
cy284108ZXC
Manufacturer:
CY
Quantity:
323
Part Number:
cy284108ZXC
Manufacturer:
CYP
Quantity:
20 000
Part Number:
cy284108ZXCT
Manufacturer:
SPECTRALINEAR
Quantity:
20 000
Rev 1.0, November 22, 2006
Table 1. CPU Frequency Select Tables
Frequency Select Pins (FS_[C:A])
Host clock frequency selection is achieved by applying the
appropriate logic levels to FS_A, FS_B, FS_C inputs prior to
VTT_PWRGD# assertion (as seen by the clock synthesizer).
Upon VTT_PWRGD# being sampled low by the clock chip
(indicating processor VTT voltage is stable), the clock chip
samples the FS_A, FS_B, and FS_C input values. For all logic
levels of FS_A, FS_B, and FS_C, VTT_PWRGD# employs a
one-shot functionality in that once a valid low on
VTT_PWRGD# has been sampled, all further VTT_PWRGD#,
FS_A, FS_B, and FS_C transitions will be ignored, except in
test mode. FS_C is a three level input, when sampled at a
voltage greater than 2.0V by VTTPWRGD#, the device will
enter test mode as selected by the voltage level on the FS_B
input.
Serial Data Interface
To enhance the flexibility and function of the clock synthesizer,
a two-signal serial interface is provided. Through the Serial
Data Interface, various device functions, such as individual
clock output buffers, can be individually enabled or disabled.
Table 2. Command Code Definition
(6:0)
Bit
7
0 = Block read or block write operation, 1 = Byte read or byte write operation
Byte offset for byte read or byte write operation. For block read or block write operations, these bits should be '0000000'
Description
The registers associated with the Serial Data Interface
initialize to their default setting upon power-up, and therefore
use of this interface is optional. Clock device register changes
are normally made upon system initialization, if any are
required. The interface cannot be used during system
operation for power management functions.
Data Protocol
The clock driver serial protocol accepts byte write, byte read,
block write, and block read operations from the controller. For
block write/read operation, the bytes must be accessed in
sequential order from lowest to highest byte (most significant
bit first) with the ability to stop after any complete byte has
been transferred. For byte write and byte read operations, the
system controller can access individually indexed bytes. The
offset of the indexed byte is encoded in the command code,
as described in Table 2.
The block write and block read protocol is outlined in Table 3
while Table 4 outlines the corresponding byte write and byte
read protocol. The slave receiver address is 11010010 (D2h).
CY284108
Page 3 of 16